tegra30.dtsi 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556
  1. /include/ "skeleton.dtsi"
  2. / {
  3. compatible = "nvidia,tegra30";
  4. tegra_car: clock@60006000 {
  5. compatible = "nvidia,tegra30-car", "nvidia,tegra20-car";
  6. reg = <0x60006000 0x1000>;
  7. #clock-cells = <1>;
  8. };
  9. i2c@7000c000 {
  10. #address-cells = <1>;
  11. #size-cells = <0>;
  12. compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
  13. reg = <0x7000C000 0x100>;
  14. /* PERIPH_ID_I2C1, CLK_M */
  15. clocks = <&tegra_car 12>;
  16. };
  17. i2c@7000c400 {
  18. #address-cells = <1>;
  19. #size-cells = <0>;
  20. compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
  21. reg = <0x7000C400 0x100>;
  22. /* PERIPH_ID_I2C2, CLK_M */
  23. clocks = <&tegra_car 54>;
  24. };
  25. i2c@7000c500 {
  26. #address-cells = <1>;
  27. #size-cells = <0>;
  28. compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
  29. reg = <0x7000C500 0x100>;
  30. /* PERIPH_ID_I2C3, CLK_M */
  31. clocks = <&tegra_car 67>;
  32. };
  33. i2c@7000c700 {
  34. #address-cells = <1>;
  35. #size-cells = <0>;
  36. compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
  37. reg = <0x7000C700 0x100>;
  38. /* PERIPH_ID_I2C4, CLK_M */
  39. clocks = <&tegra_car 103>;
  40. };
  41. i2c@7000d000 {
  42. #address-cells = <1>;
  43. #size-cells = <0>;
  44. compatible = "nvidia,tegra30-i2c", "nvidia,tegra20-i2c";
  45. reg = <0x7000D000 0x100>;
  46. /* PERIPH_ID_I2C_DVC, CLK_M */
  47. clocks = <&tegra_car 47>;
  48. };
  49. };