Home Explore Help
Register Sign In
phyus
/
uboot-vybrid_public
8
0
Fork 0
Files Issues 0 Pull Requests 0 Wiki
Tree: d08b9e9c7e
Branches Tags
uboot-vybrid_pu...
/
board
/
nvidia
/
cardhu
/
pinmux-config-cardhu.h

pinmux-config-cardhu.h 16 KB
History Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329 
  1. /*
    2. 

  2.  * Copyright (c) 2010-2012, NVIDIA CORPORATION.  All rights reserved.
    3. 

  3.  *
    4. 

  4.  * This program is free software; you can redistribute it and/or modify it
    5. 

  5.  * under the terms and conditions of the GNU General Public License,
    6. 

  6.  * version 2, as published by the Free Software Foundation.
    7. 

  7.  *
    8. 

  8.  * This program is distributed in the hope it will be useful, but WITHOUT
    9. 

  9.  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
    10. 

  10.  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for
    11. 

  11.  * more details.
    12. 

  12.  *
    13. 

  13.  * You should have received a copy of the GNU General Public License
    14. 

  14.  * along with this program.  If not, see <http://www.gnu.org/licenses/>.
    15. 

  15.  */
    16. 

  16. 

  17. #ifndef _PINMUX_CONFIG_CARDHU_H_
    18. 

  18. #define _PINMUX_CONFIG_CARDHU_H_
    19. 

  19. 

  20. #define DEFAULT_PINMUX(_pingroup, _mux, _pull, _tri, _io)	\
    21. 

  21. 	{							\
    22. 

  22. 		.pingroup	= PINGRP_##_pingroup,		\
    23. 

  23. 		.func		= PMUX_FUNC_##_mux,		\
    24. 

  24. 		.pull		= PMUX_PULL_##_pull,		\
    25. 

  25. 		.tristate	= PMUX_TRI_##_tri,		\
    26. 

  26. 		.io		= PMUX_PIN_##_io,		\
    27. 

  27. 		.lock		= PMUX_PIN_LOCK_DEFAULT,	\
    28. 

  28. 		.od		= PMUX_PIN_OD_DEFAULT,		\
    29. 

  29. 		.ioreset	= PMUX_PIN_IO_RESET_DEFAULT,	\
    30. 

  30. 	}
    31. 

  31. 

  32. #define I2C_PINMUX(_pingroup, _mux, _pull, _tri, _io, _lock, _od) \
    33. 

  33. 	{							\
    34. 

  34. 		.pingroup	= PINGRP_##_pingroup,		\
    35. 

  35. 		.func		= PMUX_FUNC_##_mux,		\
    36. 

  36. 		.pull		= PMUX_PULL_##_pull,		\
    37. 

  37. 		.tristate	= PMUX_TRI_##_tri,		\
    38. 

  38. 		.io		= PMUX_PIN_##_io,		\
    39. 

  39. 		.lock		= PMUX_PIN_LOCK_##_lock,	\
    40. 

  40. 		.od		= PMUX_PIN_OD_##_od,		\
    41. 

  41. 		.ioreset	= PMUX_PIN_IO_RESET_DEFAULT,	\
    42. 

  42. 	}
    43. 

  43. 

  44. #define LV_PINMUX(_pingroup, _mux, _pull, _tri, _io, _lock, _ioreset) \
    45. 

  45. 	{							\
    46. 

  46. 		.pingroup	= PINGRP_##_pingroup,		\
    47. 

  47. 		.func		= PMUX_FUNC_##_mux,		\
    48. 

  48. 		.pull		= PMUX_PULL_##_pull,		\
    49. 

  49. 		.tristate	= PMUX_TRI_##_tri,		\
    50. 

  50. 		.io		= PMUX_PIN_##_io,		\
    51. 

  51. 		.lock		= PMUX_PIN_LOCK_##_lock,	\
    52. 

  52. 		.od		= PMUX_PIN_OD_DEFAULT,		\
    53. 

  53. 		.ioreset	= PMUX_PIN_IO_RESET_##_ioreset	\
    54. 

  54. 	}
    55. 

  55. 

  56. static struct pingroup_config tegra3_pinmux_common[] = {
    57. 

  57. 	/* SDMMC1 pinmux */
    58. 

  58. 	DEFAULT_PINMUX(SDMMC1_CLK, SDMMC1, NORMAL, NORMAL, INPUT),
    59. 

  59. 	DEFAULT_PINMUX(SDMMC1_CMD, SDMMC1, UP, NORMAL, INPUT),
    60. 

  60. 	DEFAULT_PINMUX(SDMMC1_DAT3, SDMMC1, UP, NORMAL, INPUT),
    61. 

  61. 	DEFAULT_PINMUX(SDMMC1_DAT2, SDMMC1, UP, NORMAL, INPUT),
    62. 

  62. 	DEFAULT_PINMUX(SDMMC1_DAT1, SDMMC1, UP, NORMAL, INPUT),
    63. 

  63. 	DEFAULT_PINMUX(SDMMC1_DAT0, SDMMC1, UP, NORMAL, INPUT),
    64. 

  64. 

  65. 	/* SDMMC3 pinmux */
    66. 

  66. 	DEFAULT_PINMUX(SDMMC3_CLK, SDMMC3, NORMAL, NORMAL, INPUT),
    67. 

  67. 	DEFAULT_PINMUX(SDMMC3_CMD, SDMMC3, UP, NORMAL, INPUT),
    68. 

  68. 	DEFAULT_PINMUX(SDMMC3_DAT0, SDMMC3, UP, NORMAL, INPUT),
    69. 

  69. 	DEFAULT_PINMUX(SDMMC3_DAT1, SDMMC3, UP, NORMAL, INPUT),
    70. 

  70. 	DEFAULT_PINMUX(SDMMC3_DAT2, SDMMC3, UP, NORMAL, INPUT),
    71. 

  71. 	DEFAULT_PINMUX(SDMMC3_DAT3, SDMMC3, UP, NORMAL, INPUT),
    72. 

  72. 	DEFAULT_PINMUX(SDMMC3_DAT6, RSVD1, NORMAL, NORMAL, INPUT),
    73. 

  73. 	DEFAULT_PINMUX(SDMMC3_DAT7, RSVD1, NORMAL, NORMAL, INPUT),
    74. 

  74. 

  75. 	/* SDMMC4 pinmux */
    76. 

  76. 	LV_PINMUX(SDMMC4_CLK, SDMMC4, NORMAL, NORMAL, INPUT, DISABLE, DISABLE),
    77. 

  77. 	LV_PINMUX(SDMMC4_CMD, SDMMC4, UP, NORMAL, INPUT, DISABLE, DISABLE),
    78. 

  78. 	LV_PINMUX(SDMMC4_DAT0, SDMMC4, UP, NORMAL, INPUT, DISABLE, DISABLE),
    79. 

  79. 	LV_PINMUX(SDMMC4_DAT1, SDMMC4, UP, NORMAL, INPUT, DISABLE, DISABLE),
    80. 

  80. 	LV_PINMUX(SDMMC4_DAT2, SDMMC4, UP, NORMAL, INPUT, DISABLE, DISABLE),
    81. 

  81. 	LV_PINMUX(SDMMC4_DAT3, SDMMC4, UP, NORMAL, INPUT, DISABLE, DISABLE),
    82. 

  82. 	LV_PINMUX(SDMMC4_DAT4, SDMMC4, UP, NORMAL, INPUT, DISABLE, DISABLE),
    83. 

  83. 	LV_PINMUX(SDMMC4_DAT5, SDMMC4, UP, NORMAL, INPUT, DISABLE, DISABLE),
    84. 

  84. 	LV_PINMUX(SDMMC4_DAT6, SDMMC4, UP, NORMAL, INPUT, DISABLE, DISABLE),
    85. 

  85. 	LV_PINMUX(SDMMC4_DAT7, SDMMC4, UP, NORMAL, INPUT, DISABLE, DISABLE),
    86. 

  86. 	LV_PINMUX(SDMMC4_RST_N, RSVD1, DOWN, NORMAL, INPUT, DISABLE, DISABLE),
    87. 

  87. 

  88. 	/* I2C1 pinmux */
    89. 

  89. 	I2C_PINMUX(GEN1_I2C_SCL, I2C1, NORMAL, NORMAL, INPUT, DISABLE, ENABLE),
    90. 

  90. 	I2C_PINMUX(GEN1_I2C_SDA, I2C1, NORMAL, NORMAL, INPUT, DISABLE, ENABLE),
    91. 

  91. 

  92. 	/* I2C2 pinmux */
    93. 

  93. 	I2C_PINMUX(GEN2_I2C_SCL, I2C2, NORMAL, NORMAL, INPUT, DISABLE, ENABLE),
    94. 

  94. 	I2C_PINMUX(GEN2_I2C_SDA, I2C2, NORMAL, NORMAL, INPUT, DISABLE, ENABLE),
    95. 

  95. 

  96. 	/* I2C3 pinmux */
    97. 

  97. 	I2C_PINMUX(CAM_I2C_SCL, I2C3, NORMAL, NORMAL, INPUT, DISABLE, ENABLE),
    98. 

  98. 	I2C_PINMUX(CAM_I2C_SDA, I2C3, NORMAL, NORMAL, INPUT, DISABLE, ENABLE),
    99. 

  99. 

  100. 	/* I2C4 pinmux */
    101. 

  101. 	I2C_PINMUX(DDC_SCL, I2C4, NORMAL, NORMAL, INPUT, DISABLE, ENABLE),
    102. 

  102. 	I2C_PINMUX(DDC_SDA, I2C4, NORMAL, NORMAL, INPUT, DISABLE, ENABLE),
    103. 

  103. 

  104. 	/* Power I2C pinmux */
    105. 

  105. 	I2C_PINMUX(PWR_I2C_SCL, I2CPWR, NORMAL, NORMAL, INPUT, DISABLE, ENABLE),
    106. 

  106. 	I2C_PINMUX(PWR_I2C_SDA, I2CPWR, NORMAL, NORMAL, INPUT, DISABLE, ENABLE),
    107. 

  107. 

  108. 	DEFAULT_PINMUX(ULPI_DATA0, UARTA, NORMAL, NORMAL, OUTPUT),
    109. 

  109. 	DEFAULT_PINMUX(ULPI_DATA1, UARTA, NORMAL, NORMAL, INPUT),
    110. 

  110. 	DEFAULT_PINMUX(ULPI_DATA2, UARTA, NORMAL, NORMAL, INPUT),
    111. 

  111. 	DEFAULT_PINMUX(ULPI_DATA3, RSVD1, NORMAL, NORMAL, INPUT),
    112. 

  112. 	DEFAULT_PINMUX(ULPI_DATA4, UARTA, NORMAL, NORMAL, INPUT),
    113. 

  113. 	DEFAULT_PINMUX(ULPI_DATA5, UARTA, NORMAL, NORMAL, INPUT),
    114. 

  114. 	DEFAULT_PINMUX(ULPI_DATA6, UARTA, NORMAL, NORMAL, INPUT),
    115. 

  115. 	DEFAULT_PINMUX(ULPI_DATA7, UARTA, NORMAL, NORMAL, OUTPUT),
    116. 

  116. 	DEFAULT_PINMUX(ULPI_CLK, UARTD, NORMAL, NORMAL, OUTPUT),
    117. 

  117. 	DEFAULT_PINMUX(ULPI_DIR, UARTD, NORMAL, NORMAL, INPUT),
    118. 

  118. 	DEFAULT_PINMUX(ULPI_NXT, UARTD, NORMAL, NORMAL, INPUT),
    119. 

  119. 	DEFAULT_PINMUX(ULPI_STP, UARTD, NORMAL, NORMAL, OUTPUT),
    120. 

  120. 	DEFAULT_PINMUX(DAP3_FS, I2S2, NORMAL, NORMAL, INPUT),
    121. 

  121. 	DEFAULT_PINMUX(DAP3_DIN, I2S2, NORMAL, NORMAL, INPUT),
    122. 

  122. 	DEFAULT_PINMUX(DAP3_DOUT, I2S2, NORMAL, NORMAL, INPUT),
    123. 

  123. 	DEFAULT_PINMUX(DAP3_SCLK, I2S2, NORMAL, NORMAL, INPUT),
    124. 

  124. 	DEFAULT_PINMUX(GPIO_PV2, OWR, NORMAL, NORMAL, OUTPUT),
    125. 

  125. 	DEFAULT_PINMUX(GPIO_PV3, RSVD1, NORMAL, NORMAL, OUTPUT),
    126. 

  126. 	DEFAULT_PINMUX(CLK2_OUT, EXTPERIPH2, NORMAL, NORMAL, INPUT),
    127. 

  127. 	DEFAULT_PINMUX(CLK2_REQ, DAP, NORMAL, NORMAL, INPUT),
    128. 

  128. 	DEFAULT_PINMUX(LCD_PWR1, DISPA, NORMAL, NORMAL, INPUT),
    129. 

  129. 	DEFAULT_PINMUX(LCD_PWR2, DISPA, NORMAL, NORMAL, INPUT),
    130. 

  130. 	DEFAULT_PINMUX(LCD_SDIN, DISPA, NORMAL, NORMAL, INPUT),
    131. 

  131. 	DEFAULT_PINMUX(LCD_SDOUT, DISPA, NORMAL, NORMAL, INPUT),
    132. 

  132. 	DEFAULT_PINMUX(LCD_WR_N, DISPA, NORMAL, NORMAL, INPUT),
    133. 

  133. 	DEFAULT_PINMUX(LCD_CS0_N, DISPA, NORMAL, NORMAL, INPUT),
    134. 

  134. 	DEFAULT_PINMUX(LCD_DC0, DISPA, NORMAL, NORMAL, INPUT),
    135. 

  135. 	DEFAULT_PINMUX(LCD_SCK, DISPA, NORMAL, NORMAL, INPUT),
    136. 

  136. 	DEFAULT_PINMUX(LCD_PWR0, DISPA, NORMAL, NORMAL, INPUT),
    137. 

  137. 	DEFAULT_PINMUX(LCD_PCLK, DISPA, NORMAL, NORMAL, INPUT),
    138. 

  138. 	DEFAULT_PINMUX(LCD_DE, DISPA, NORMAL, NORMAL, INPUT),
    139. 

  139. 	DEFAULT_PINMUX(LCD_HSYNC, DISPA, NORMAL, NORMAL, INPUT),
    140. 

  140. 	DEFAULT_PINMUX(LCD_VSYNC, DISPA, NORMAL, NORMAL, INPUT),
    141. 

  141. 	DEFAULT_PINMUX(LCD_D0, DISPA, NORMAL, NORMAL, INPUT),
    142. 

  142. 	DEFAULT_PINMUX(LCD_D1, DISPA, NORMAL, NORMAL, INPUT),
    143. 

  143. 	DEFAULT_PINMUX(LCD_D2, DISPA, NORMAL, NORMAL, INPUT),
    144. 

  144. 	DEFAULT_PINMUX(LCD_D3, DISPA, NORMAL, NORMAL, INPUT),
    145. 

  145. 	DEFAULT_PINMUX(LCD_D4, DISPA, NORMAL, NORMAL, INPUT),
    146. 

  146. 	DEFAULT_PINMUX(LCD_D5, DISPA, NORMAL, NORMAL, INPUT),
    147. 

  147. 	DEFAULT_PINMUX(LCD_D6, DISPA, NORMAL, NORMAL, INPUT),
    148. 

  148. 	DEFAULT_PINMUX(LCD_D7, DISPA, NORMAL, NORMAL, INPUT),
    149. 

  149. 	DEFAULT_PINMUX(LCD_D8, DISPA, NORMAL, NORMAL, INPUT),
    150. 

  150. 	DEFAULT_PINMUX(LCD_D9, DISPA, NORMAL, NORMAL, INPUT),
    151. 

  151. 	DEFAULT_PINMUX(LCD_D10, DISPA, NORMAL, NORMAL, INPUT),
    152. 

  152. 	DEFAULT_PINMUX(LCD_D11, DISPA, NORMAL, NORMAL, INPUT),
    153. 

  153. 	DEFAULT_PINMUX(LCD_D12, DISPA, NORMAL, NORMAL, INPUT),
    154. 

  154. 	DEFAULT_PINMUX(LCD_D13, DISPA, NORMAL, NORMAL, INPUT),
    155. 

  155. 	DEFAULT_PINMUX(LCD_D14, DISPA, NORMAL, NORMAL, INPUT),
    156. 

  156. 	DEFAULT_PINMUX(LCD_D15, DISPA, NORMAL, NORMAL, INPUT),
    157. 

  157. 	DEFAULT_PINMUX(LCD_D16, DISPA, NORMAL, NORMAL, INPUT),
    158. 

  158. 	DEFAULT_PINMUX(LCD_D17, DISPA, NORMAL, NORMAL, INPUT),
    159. 

  159. 	DEFAULT_PINMUX(LCD_D18, DISPA, NORMAL, NORMAL, INPUT),
    160. 

  160. 	DEFAULT_PINMUX(LCD_D19, DISPA, NORMAL, NORMAL, INPUT),
    161. 

  161. 	DEFAULT_PINMUX(LCD_D20, DISPA, NORMAL, NORMAL, INPUT),
    162. 

  162. 	DEFAULT_PINMUX(LCD_D21, DISPA, NORMAL, NORMAL, INPUT),
    163. 

  163. 	DEFAULT_PINMUX(LCD_D22, DISPA, NORMAL, NORMAL, INPUT),
    164. 

  164. 	DEFAULT_PINMUX(LCD_D23, DISPA, NORMAL, NORMAL, INPUT),
    165. 

  165. 	DEFAULT_PINMUX(LCD_CS1_N, DISPA, NORMAL, NORMAL, INPUT),
    166. 

  166. 	DEFAULT_PINMUX(LCD_M1, DISPA, NORMAL, NORMAL, INPUT),
    167. 

  167. 	DEFAULT_PINMUX(LCD_DC1, DISPA, NORMAL, NORMAL, INPUT),
    168. 

  168. 	DEFAULT_PINMUX(CRT_HSYNC, CRT, NORMAL, NORMAL, OUTPUT),
    169. 

  169. 	DEFAULT_PINMUX(CRT_VSYNC, CRT, NORMAL, NORMAL, OUTPUT),
    170. 

  170. 	LV_PINMUX(VI_D0, RSVD1, NORMAL, NORMAL, INPUT, DISABLE, DISABLE),
    171. 

  171. 	LV_PINMUX(VI_D1, SDMMC2, NORMAL, NORMAL, INPUT, DISABLE, DISABLE),
    172. 

  172. 	LV_PINMUX(VI_D2, SDMMC2, NORMAL, NORMAL, INPUT, DISABLE, DISABLE),
    173. 

  173. 	LV_PINMUX(VI_D3, SDMMC2, NORMAL, NORMAL, INPUT, DISABLE, DISABLE),
    174. 

  174. 	LV_PINMUX(VI_D4, VI, NORMAL, NORMAL, OUTPUT, DISABLE, DISABLE),
    175. 

  175. 	LV_PINMUX(VI_D5, SDMMC2, NORMAL, NORMAL, INPUT, DISABLE, DISABLE),
    176. 

  176. 	LV_PINMUX(VI_D7, SDMMC2, NORMAL, NORMAL, INPUT, DISABLE, DISABLE),
    177. 

  177. 	LV_PINMUX(VI_D10, RSVD1, NORMAL, NORMAL, INPUT, DISABLE, DISABLE),
    178. 

  178. 	LV_PINMUX(VI_MCLK, VI, UP, NORMAL, INPUT, DISABLE, DISABLE),
    179. 

  179. 	DEFAULT_PINMUX(UART2_RXD, UARTB, NORMAL, NORMAL, INPUT),
    180. 

  180. 	DEFAULT_PINMUX(UART2_TXD, UARTB, NORMAL, NORMAL, OUTPUT),
    181. 

  181. 	DEFAULT_PINMUX(UART2_RTS_N, UARTB, NORMAL, NORMAL, OUTPUT),
    182. 

  182. 	DEFAULT_PINMUX(UART2_CTS_N, UARTB, NORMAL, NORMAL, INPUT),
    183. 

  183. 	DEFAULT_PINMUX(UART3_TXD, UARTC, NORMAL, NORMAL, OUTPUT),
    184. 

  184. 	DEFAULT_PINMUX(UART3_RXD, UARTC, NORMAL, NORMAL, INPUT),
    185. 

  185. 	DEFAULT_PINMUX(UART3_CTS_N, UARTC, NORMAL, NORMAL, INPUT),
    186. 

  186. 	DEFAULT_PINMUX(UART3_RTS_N, UARTC, NORMAL, NORMAL, OUTPUT),
    187. 

  187. 	DEFAULT_PINMUX(GPIO_PU0, RSVD1, NORMAL, NORMAL, INPUT),
    188. 

  188. 	DEFAULT_PINMUX(GPIO_PU1, RSVD1, NORMAL, NORMAL, OUTPUT),
    189. 

  189. 	DEFAULT_PINMUX(GPIO_PU2, RSVD1, NORMAL, NORMAL, INPUT),
    190. 

  190. 	DEFAULT_PINMUX(GPIO_PU3, RSVD1, NORMAL, NORMAL, INPUT),
    191. 

  191. 	DEFAULT_PINMUX(GPIO_PU4, PWM1, NORMAL, NORMAL, OUTPUT),
    192. 

  192. 	DEFAULT_PINMUX(GPIO_PU5, PWM2, NORMAL, NORMAL, OUTPUT),
    193. 

  193. 	DEFAULT_PINMUX(GPIO_PU6, RSVD1, NORMAL, NORMAL, INPUT),
    194. 

  194. 	DEFAULT_PINMUX(DAP4_FS, I2S3, NORMAL, NORMAL, INPUT),
    195. 

  195. 	DEFAULT_PINMUX(DAP4_DIN, I2S3, NORMAL, NORMAL, INPUT),
    196. 

  196. 	DEFAULT_PINMUX(DAP4_DOUT, I2S3, NORMAL, NORMAL, INPUT),
    197. 

  197. 	DEFAULT_PINMUX(DAP4_SCLK, I2S3, NORMAL, NORMAL, INPUT),
    198. 

  198. 	DEFAULT_PINMUX(CLK3_OUT, EXTPERIPH3, NORMAL, NORMAL, OUTPUT),
    199. 

  199. 	DEFAULT_PINMUX(CLK3_REQ, DEV3, NORMAL, NORMAL, INPUT),
    200. 

  200. 	DEFAULT_PINMUX(GMI_WP_N, GMI, NORMAL, NORMAL, INPUT),
    201. 

  201. 	DEFAULT_PINMUX(GMI_CS2_N, RSVD1, UP, NORMAL, INPUT), /* EN_VDD_BL1 */
    202. 

  202. 	DEFAULT_PINMUX(GMI_AD8, PWM0, NORMAL, NORMAL, OUTPUT), /* LCD1_BL_PWM */
    203. 

  203. 	DEFAULT_PINMUX(GMI_AD10, NAND, NORMAL, NORMAL, OUTPUT), /* LCD1_BL_EN */
    204. 

  204. 	DEFAULT_PINMUX(GMI_A16, SPI4, NORMAL, NORMAL, INPUT),
    205. 

  205. 	DEFAULT_PINMUX(GMI_A17, SPI4, NORMAL, NORMAL, INPUT),
    206. 

  206. 	DEFAULT_PINMUX(GMI_A18, SPI4, NORMAL, NORMAL, INPUT),
    207. 

  207. 	DEFAULT_PINMUX(GMI_A19, SPI4, NORMAL, NORMAL, INPUT),
    208. 

  208. 	DEFAULT_PINMUX(CAM_MCLK, VI_ALT2, UP, NORMAL, INPUT),
    209. 

  209. 	DEFAULT_PINMUX(GPIO_PCC1, RSVD1, NORMAL, NORMAL, INPUT),
    210. 

  210. 	DEFAULT_PINMUX(GPIO_PBB0, RSVD1, NORMAL, NORMAL, INPUT),
    211. 

  211. 	DEFAULT_PINMUX(GPIO_PBB3, VGP3, NORMAL, NORMAL, INPUT),
    212. 

  212. 	DEFAULT_PINMUX(GPIO_PBB5, VGP5, NORMAL, NORMAL, INPUT),
    213. 

  213. 	DEFAULT_PINMUX(GPIO_PBB6, VGP6, NORMAL, NORMAL, INPUT),
    214. 

  214. 	DEFAULT_PINMUX(GPIO_PBB7, I2S4, NORMAL, NORMAL, INPUT),
    215. 

  215. 	DEFAULT_PINMUX(GPIO_PCC2, I2S4, NORMAL, NORMAL, INPUT),
    216. 

  216. 	DEFAULT_PINMUX(JTAG_RTCK, RTCK, NORMAL, NORMAL, OUTPUT),
    217. 

  217. 

  218. 	/* KBC keys */
    219. 

  219. 	DEFAULT_PINMUX(KB_ROW0, KBC, UP, NORMAL, INPUT),
    220. 

  220. 	DEFAULT_PINMUX(KB_ROW1, KBC, UP, NORMAL, INPUT),
    221. 

  221. 	DEFAULT_PINMUX(KB_ROW2, KBC, UP, NORMAL, INPUT),
    222. 

  222. 	DEFAULT_PINMUX(KB_ROW3, KBC, UP, NORMAL, INPUT),
    223. 

  223. 	DEFAULT_PINMUX(KB_ROW4, KBC, UP, NORMAL, INPUT),
    224. 

  224. 	DEFAULT_PINMUX(KB_ROW5, KBC, UP, NORMAL, INPUT),
    225. 

  225. 	DEFAULT_PINMUX(KB_ROW6, KBC, UP, NORMAL, INPUT),
    226. 

  226. 	DEFAULT_PINMUX(KB_ROW7, KBC, UP, NORMAL, INPUT),
    227. 

  227. 	DEFAULT_PINMUX(KB_ROW8, KBC, UP, NORMAL, INPUT),
    228. 

  228. 	DEFAULT_PINMUX(KB_ROW9, KBC, UP, NORMAL, INPUT),
    229. 

  229. 	DEFAULT_PINMUX(KB_ROW10, KBC, UP, NORMAL, INPUT),
    230. 

  230. 	DEFAULT_PINMUX(KB_ROW11, KBC, UP, NORMAL, INPUT),
    231. 

  231. 	DEFAULT_PINMUX(KB_ROW12, KBC, UP, NORMAL, INPUT),
    232. 

  232. 	DEFAULT_PINMUX(KB_ROW13, KBC, UP, NORMAL, INPUT),
    233. 

  233. 	DEFAULT_PINMUX(KB_ROW14, KBC, UP, NORMAL, INPUT),
    234. 

  234. 	DEFAULT_PINMUX(KB_ROW15, KBC, UP, NORMAL, INPUT),
    235. 

  235. 	DEFAULT_PINMUX(KB_COL0, KBC, UP, NORMAL, INPUT),
    236. 

  236. 	DEFAULT_PINMUX(KB_COL1, KBC, UP, NORMAL, INPUT),
    237. 

  237. 	DEFAULT_PINMUX(KB_COL2, KBC, UP, NORMAL, INPUT),
    238. 

  238. 	DEFAULT_PINMUX(KB_COL3, KBC, UP, NORMAL, INPUT),
    239. 

  239. 	DEFAULT_PINMUX(KB_COL4, KBC, UP, NORMAL, INPUT),
    240. 

  240. 	DEFAULT_PINMUX(KB_COL5, KBC, UP, NORMAL, INPUT),
    241. 

  241. 	DEFAULT_PINMUX(KB_COL6, KBC, UP, NORMAL, INPUT),
    242. 

  242. 	DEFAULT_PINMUX(KB_COL7, KBC, UP, NORMAL, INPUT),
    243. 

  243. 	DEFAULT_PINMUX(GPIO_PV0, RSVD1, UP, NORMAL, INPUT),
    244. 

  244. 

  245. 	DEFAULT_PINMUX(CLK_32K_OUT, BLINK, NORMAL, NORMAL, OUTPUT),
    246. 

  246. 	DEFAULT_PINMUX(SYS_CLK_REQ, SYSCLK, NORMAL, NORMAL, OUTPUT),
    247. 

  247. 	DEFAULT_PINMUX(OWR, OWR, NORMAL, NORMAL, INPUT),
    248. 

  248. 	DEFAULT_PINMUX(DAP1_FS, I2S0, NORMAL, NORMAL, INPUT),
    249. 

  249. 	DEFAULT_PINMUX(DAP1_DIN, I2S0, NORMAL, NORMAL, INPUT),
    250. 

  250. 	DEFAULT_PINMUX(DAP1_DOUT, I2S0, NORMAL, NORMAL, INPUT),
    251. 

  251. 	DEFAULT_PINMUX(DAP1_SCLK, I2S0, NORMAL, NORMAL, INPUT),
    252. 

  252. 	DEFAULT_PINMUX(CLK1_REQ, DAP, NORMAL, NORMAL, INPUT),
    253. 

  253. 	DEFAULT_PINMUX(CLK1_OUT, EXTPERIPH1, NORMAL, NORMAL, INPUT),
    254. 

  254. 	DEFAULT_PINMUX(SPDIF_IN, SPDIF, NORMAL, NORMAL, INPUT),
    255. 

  255. 	DEFAULT_PINMUX(SPDIF_OUT, SPDIF, NORMAL, NORMAL, OUTPUT),
    256. 

  256. 	DEFAULT_PINMUX(DAP2_FS, I2S1, NORMAL, NORMAL, INPUT),
    257. 

  257. 	DEFAULT_PINMUX(DAP2_DIN, I2S1, NORMAL, NORMAL, INPUT),
    258. 

  258. 	DEFAULT_PINMUX(DAP2_DOUT, I2S1, NORMAL, NORMAL, INPUT),
    259. 

  259. 	DEFAULT_PINMUX(DAP2_SCLK, I2S1, NORMAL, NORMAL, INPUT),
    260. 

  260. 

  261. 	DEFAULT_PINMUX(SPI2_CS1_N, SPI2, UP, NORMAL, INPUT),
    262. 

  262. 	DEFAULT_PINMUX(SPI1_MOSI, SPI1, NORMAL, NORMAL, INPUT),
    263. 

  263. 	DEFAULT_PINMUX(SPI1_SCK, SPI1, NORMAL, NORMAL, INPUT),
    264. 

  264. 	DEFAULT_PINMUX(SPI1_CS0_N, SPI1, NORMAL, NORMAL, INPUT),
    265. 

  265. 	DEFAULT_PINMUX(SPI1_MISO, SPI1, NORMAL, NORMAL, INPUT),
    266. 

  266. 	DEFAULT_PINMUX(PEX_L0_PRSNT_N, PCIE, NORMAL, NORMAL, INPUT),
    267. 

  267. 	DEFAULT_PINMUX(PEX_L0_RST_N, PCIE, NORMAL, NORMAL, OUTPUT),
    268. 

  268. 	DEFAULT_PINMUX(PEX_L0_CLKREQ_N, PCIE, NORMAL, NORMAL, INPUT),
    269. 

  269. 	DEFAULT_PINMUX(PEX_WAKE_N, PCIE, NORMAL, NORMAL, INPUT),
    270. 

  270. 	DEFAULT_PINMUX(PEX_L1_PRSNT_N, PCIE, NORMAL, NORMAL, INPUT),
    271. 

  271. 	DEFAULT_PINMUX(PEX_L1_RST_N, PCIE, NORMAL, NORMAL, OUTPUT),
    272. 

  272. 	DEFAULT_PINMUX(PEX_L1_CLKREQ_N, PCIE, NORMAL, NORMAL, INPUT),
    273. 

  273. 	DEFAULT_PINMUX(PEX_L2_PRSNT_N, PCIE, NORMAL, NORMAL, INPUT),
    274. 

  274. 	DEFAULT_PINMUX(PEX_L2_RST_N, PCIE, NORMAL, NORMAL, OUTPUT),
    275. 

  275. 	DEFAULT_PINMUX(PEX_L2_CLKREQ_N, PCIE, NORMAL, NORMAL, INPUT),
    276. 

  276. 	DEFAULT_PINMUX(HDMI_CEC, CEC, NORMAL, NORMAL, INPUT),
    277. 

  277. 	DEFAULT_PINMUX(HDMI_INT, RSVD1, NORMAL, TRISTATE, INPUT),
    278. 

  278. 

  279. 	/* GPIOs */
    280. 

  280. 	/* SDMMC1 CD gpio */
    281. 

  281. 	DEFAULT_PINMUX(GMI_IORDY, RSVD1, UP, NORMAL, INPUT),
    282. 

  282. 	/* SDMMC1 WP gpio */
    283. 

  283. 	LV_PINMUX(VI_D11, RSVD1, UP, NORMAL, INPUT, DISABLE, DISABLE),
    284. 

  284. 

  285. 	/* Touch panel GPIO */
    286. 

  286. 	/* Touch IRQ */
    287. 

  287. 	DEFAULT_PINMUX(GMI_AD12, NAND, UP, NORMAL, INPUT),
    288. 

  288. 

  289. 	/* Touch RESET */
    290. 

  290. 	DEFAULT_PINMUX(GMI_AD14, NAND, NORMAL, NORMAL, OUTPUT),
    291. 

  291. 

  292. 	/* Power rails GPIO */
    293. 

  293. 	DEFAULT_PINMUX(SPI2_SCK, GMI, NORMAL, NORMAL, INPUT),
    294. 

  294. 	DEFAULT_PINMUX(GPIO_PBB4, VGP4, NORMAL, NORMAL, INPUT),
    295. 

  295. 	DEFAULT_PINMUX(KB_ROW8, KBC, UP, NORMAL, INPUT),
    296. 

  296. 	DEFAULT_PINMUX(SDMMC3_DAT5, SDMMC3, UP, NORMAL, INPUT),
    297. 

  297. 	DEFAULT_PINMUX(SDMMC3_DAT4, SDMMC3, UP, NORMAL, INPUT),
    298. 

  298. 

  299. 	LV_PINMUX(VI_D6, VI, NORMAL, NORMAL, OUTPUT, DISABLE, DISABLE),
    300. 

  300. 	LV_PINMUX(VI_D8, SDMMC2, NORMAL, NORMAL, INPUT, DISABLE, DISABLE),
    301. 

  301. 	LV_PINMUX(VI_D9, SDMMC2, NORMAL, NORMAL, INPUT, DISABLE, DISABLE),
    302. 

  302. 	LV_PINMUX(VI_PCLK, RSVD1, UP, TRISTATE, INPUT, DISABLE, DISABLE),
    303. 

  303. 	LV_PINMUX(VI_HSYNC, RSVD1, NORMAL, NORMAL, INPUT, DISABLE, DISABLE),
    304. 

  304. 	LV_PINMUX(VI_VSYNC, RSVD1, NORMAL, NORMAL, INPUT, DISABLE, DISABLE),
    305. 

  305. };
    306. 

  306. 

  307. static struct pingroup_config unused_pins_lowpower[] = {
    308. 

  308. 	DEFAULT_PINMUX(GMI_WAIT, NAND, UP, TRISTATE, OUTPUT),
    309. 

  309. 	DEFAULT_PINMUX(GMI_ADV_N, NAND, NORMAL, TRISTATE, OUTPUT),
    310. 

  310. 	DEFAULT_PINMUX(GMI_CLK, NAND, NORMAL, TRISTATE, OUTPUT),
    311. 

  311. 	DEFAULT_PINMUX(GMI_CS3_N, NAND, NORMAL, NORMAL, OUTPUT),
    312. 

  312. 	DEFAULT_PINMUX(GMI_CS7_N, NAND, UP, NORMAL, INPUT),
    313. 

  313. 	DEFAULT_PINMUX(GMI_AD0, NAND, NORMAL, TRISTATE, OUTPUT),
    314. 

  314. 	DEFAULT_PINMUX(GMI_AD1, NAND, NORMAL, TRISTATE, OUTPUT),
    315. 

  315. 	DEFAULT_PINMUX(GMI_AD2, NAND, NORMAL, TRISTATE, OUTPUT),
    316. 

  316. 	DEFAULT_PINMUX(GMI_AD3, NAND, NORMAL, TRISTATE, OUTPUT),
    317. 

  317. 	DEFAULT_PINMUX(GMI_AD4, NAND, NORMAL, TRISTATE, OUTPUT),
    318. 

  318. 	DEFAULT_PINMUX(GMI_AD5, NAND, NORMAL, TRISTATE, OUTPUT),
    319. 

  319. 	DEFAULT_PINMUX(GMI_AD6, NAND, NORMAL, TRISTATE, OUTPUT),
    320. 

  320. 	DEFAULT_PINMUX(GMI_AD7, NAND, NORMAL, TRISTATE, OUTPUT),
    321. 

  321. 	DEFAULT_PINMUX(GMI_AD9, PWM1, NORMAL, NORMAL, OUTPUT),
    322. 

  322. 	DEFAULT_PINMUX(GMI_AD11, NAND, NORMAL, NORMAL, OUTPUT),
    323. 

  323. 	DEFAULT_PINMUX(GMI_AD13, NAND, UP, NORMAL, INPUT),
    324. 

  324. 	DEFAULT_PINMUX(GMI_WR_N, NAND, NORMAL, TRISTATE, OUTPUT),
    325. 

  325. 	DEFAULT_PINMUX(GMI_OE_N, NAND, NORMAL, TRISTATE, OUTPUT),
    326. 

  326. 	DEFAULT_PINMUX(GMI_DQS, NAND, NORMAL, TRISTATE, OUTPUT),
    327. 

  327. };
    328. 

  328. 

  329. #endif /* _PINMUX_CONFIG_CARDHU_H_ */
    330.