periph.h 1.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869
  1. /*
  2. * Copyright (C) 2012 Samsung Electronics
  3. * Rajeshwari Shinde <rajeshwari.s@samsung.com>
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #ifndef __ASM_ARM_ARCH_PERIPH_H
  24. #define __ASM_ARM_ARCH_PERIPH_H
  25. /*
  26. * Peripherals required for pinmux configuration. List will
  27. * grow with support for more devices getting added.
  28. * Numbering based on interrupt table.
  29. *
  30. */
  31. enum periph_id {
  32. PERIPH_ID_UART0 = 51,
  33. PERIPH_ID_UART1,
  34. PERIPH_ID_UART2,
  35. PERIPH_ID_UART3,
  36. PERIPH_ID_I2C0 = 56,
  37. PERIPH_ID_I2C1,
  38. PERIPH_ID_I2C2,
  39. PERIPH_ID_I2C3,
  40. PERIPH_ID_I2C4,
  41. PERIPH_ID_I2C5,
  42. PERIPH_ID_I2C6,
  43. PERIPH_ID_I2C7,
  44. PERIPH_ID_SPI0 = 68,
  45. PERIPH_ID_SPI1,
  46. PERIPH_ID_SPI2,
  47. PERIPH_ID_SDMMC0 = 75,
  48. PERIPH_ID_SDMMC1,
  49. PERIPH_ID_SDMMC2,
  50. PERIPH_ID_SDMMC3,
  51. PERIPH_ID_I2S1 = 99,
  52. /* Since following peripherals do
  53. * not have shared peripheral interrupts (SPIs)
  54. * they are numbered arbitiraly after the maximum
  55. * SPIs Exynos has (128)
  56. */
  57. PERIPH_ID_SROMC = 128,
  58. PERIPH_ID_SPI3,
  59. PERIPH_ID_SPI4,
  60. PERIPH_ID_SDMMC4,
  61. PERIPH_ID_COUNT,
  62. PERIPH_ID_NONE = -1,
  63. };
  64. #endif /* __ASM_ARM_ARCH_PERIPH_H */