interrupts.c 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249
  1. /*
  2. * (C) Copyright 2002
  3. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  4. * Marius Groeger <mgroeger@sysgo.de>
  5. *
  6. * (C) Copyright 2002
  7. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  8. * Alex Zuepke <azu@sysgo.de>
  9. *
  10. * (C) Copyright 2002
  11. * Gary Jennejohn, DENX Software Engineering, <gj@denx.de>
  12. *
  13. * See file CREDITS for list of people who contributed to this
  14. * project.
  15. *
  16. * This program is free software; you can redistribute it and/or
  17. * modify it under the terms of the GNU General Public License as
  18. * published by the Free Software Foundation; either version 2 of
  19. * the License, or (at your option) any later version.
  20. *
  21. * This program is distributed in the hope that it will be useful,
  22. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  23. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  24. * GNU General Public License for more details.
  25. *
  26. * You should have received a copy of the GNU General Public License
  27. * along with this program; if not, write to the Free Software
  28. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  29. * MA 02111-1307 USA
  30. */
  31. #include <common.h>
  32. #include <arm920t.h>
  33. #include <mc9328.h>
  34. #include <asm/proc-armv/ptrace.h>
  35. extern void reset_cpu(ulong addr);
  36. int timer_load_val = 0;
  37. #ifdef CONFIG_USE_IRQ
  38. /* enable IRQ interrupts */
  39. void enable_interrupts (void)
  40. {
  41. unsigned long temp;
  42. __asm__ __volatile__("mrs %0, cpsr\n"
  43. "bic %0, %0, #0x80\n"
  44. "msr cpsr_c, %0"
  45. : "=r" (temp)
  46. :
  47. : "memory");
  48. }
  49. /*
  50. * disable IRQ/FIQ interrupts
  51. * returns true if interrupts had been enabled before we disabled them
  52. */
  53. int disable_interrupts (void)
  54. {
  55. unsigned long old,temp;
  56. __asm__ __volatile__("mrs %0, cpsr\n"
  57. "orr %1, %0, #0xc0\n"
  58. "msr cpsr_c, %1"
  59. : "=r" (old), "=r" (temp)
  60. :
  61. : "memory");
  62. return (old & 0x80) == 0;
  63. }
  64. #else
  65. void enable_interrupts (void)
  66. {
  67. return;
  68. }
  69. int disable_interrupts (void)
  70. {
  71. return 0;
  72. }
  73. #endif
  74. void bad_mode (void)
  75. {
  76. panic ("Resetting CPU ...\n");
  77. reset_cpu (0);
  78. }
  79. void show_regs (struct pt_regs *regs)
  80. {
  81. unsigned long flags;
  82. const char *processor_modes[] = {
  83. "USER_26", "FIQ_26", "IRQ_26", "SVC_26",
  84. "UK4_26", "UK5_26", "UK6_26", "UK7_26",
  85. "UK8_26", "UK9_26", "UK10_26", "UK11_26",
  86. "UK12_26", "UK13_26", "UK14_26", "UK15_26",
  87. "USER_32", "FIQ_32", "IRQ_32", "SVC_32",
  88. "UK4_32", "UK5_32", "UK6_32", "ABT_32",
  89. "UK8_32", "UK9_32", "UK10_32", "UND_32",
  90. "UK12_32", "UK13_32", "UK14_32", "SYS_32",
  91. };
  92. flags = condition_codes (regs);
  93. printf ("pc : [<%08lx>] lr : [<%08lx>]\n"
  94. "sp : %08lx ip : %08lx fp : %08lx\n",
  95. instruction_pointer (regs),
  96. regs->ARM_lr, regs->ARM_sp, regs->ARM_ip, regs->ARM_fp);
  97. printf ("r10: %08lx r9 : %08lx r8 : %08lx\n",
  98. regs->ARM_r10, regs->ARM_r9, regs->ARM_r8);
  99. printf ("r7 : %08lx r6 : %08lx r5 : %08lx r4 : %08lx\n",
  100. regs->ARM_r7, regs->ARM_r6, regs->ARM_r5, regs->ARM_r4);
  101. printf ("r3 : %08lx r2 : %08lx r1 : %08lx r0 : %08lx\n",
  102. regs->ARM_r3, regs->ARM_r2, regs->ARM_r1, regs->ARM_r0);
  103. printf ("Flags: %c%c%c%c",
  104. flags & CC_N_BIT ? 'N' : 'n',
  105. flags & CC_Z_BIT ? 'Z' : 'z',
  106. flags & CC_C_BIT ? 'C' : 'c', flags & CC_V_BIT ? 'V' : 'v');
  107. printf (" IRQs %s FIQs %s Mode %s%s\n",
  108. interrupts_enabled (regs) ? "on" : "off",
  109. fast_interrupts_enabled (regs) ? "on" : "off",
  110. processor_modes[processor_mode (regs)],
  111. thumb_mode (regs) ? " (T)" : "");
  112. }
  113. void do_undefined_instruction (struct pt_regs *pt_regs)
  114. {
  115. printf ("undefined instruction\n");
  116. show_regs (pt_regs);
  117. bad_mode ();
  118. }
  119. void do_software_interrupt (struct pt_regs *pt_regs)
  120. {
  121. printf ("software interrupt\n");
  122. show_regs (pt_regs);
  123. bad_mode ();
  124. }
  125. void do_prefetch_abort (struct pt_regs *pt_regs)
  126. {
  127. printf ("prefetch abort\n");
  128. show_regs (pt_regs);
  129. bad_mode ();
  130. }
  131. void do_data_abort (struct pt_regs *pt_regs)
  132. {
  133. printf ("data abort\n");
  134. show_regs (pt_regs);
  135. bad_mode ();
  136. }
  137. void do_not_used (struct pt_regs *pt_regs)
  138. {
  139. printf ("not used\n");
  140. show_regs (pt_regs);
  141. bad_mode ();
  142. }
  143. void do_fiq (struct pt_regs *pt_regs)
  144. {
  145. printf ("fast interrupt request\n");
  146. show_regs (pt_regs);
  147. bad_mode ();
  148. }
  149. void do_irq (struct pt_regs *pt_regs)
  150. {
  151. printf ("interrupt request\n");
  152. show_regs (pt_regs);
  153. bad_mode ();
  154. }
  155. int interrupt_init (void)
  156. {
  157. /* we don't use interrupt */
  158. return(0);
  159. }
  160. /*
  161. * timer without interrupts
  162. */
  163. void reset_timer (void)
  164. {
  165. reset_timer_masked ();
  166. }
  167. ulong get_timer (ulong base)
  168. {
  169. return get_timer_masked ();
  170. }
  171. void set_timer (ulong t)
  172. {
  173. /* Nop */
  174. }
  175. void udelay (unsigned long usec)
  176. {
  177. udelay_masked (usec);
  178. }
  179. void reset_timer_masked (void)
  180. {
  181. u32 tmp;
  182. MX1_TCTL1 = 0x09;
  183. tmp = 0x1f; /* a little delay for timer to reset */
  184. MX1_TPRER1 = 0x1f;
  185. MX1_TCTL1 = 0x19;
  186. }
  187. ulong get_timer_masked (void)
  188. {
  189. return MX1_TCN1;
  190. }
  191. void udelay_masked (unsigned long usec)
  192. {
  193. ulong tmo;
  194. tmo = usec / 1000;
  195. tmo *= CFG_HZ;
  196. tmo /= 1000;
  197. reset_timer_masked ();
  198. while (get_timer_masked () < tmo);
  199. }
  200. /*
  201. * This function is derived from PowerPC code (read timebase as long long).
  202. * On ARM it just returns the timer value.
  203. */
  204. unsigned long long get_ticks(void)
  205. {
  206. return get_timer(0);
  207. }
  208. /*
  209. * This function is derived from PowerPC code (timebase clock frequency).
  210. * On ARM it returns the number of timer ticks per second.
  211. */
  212. ulong get_tbclk (void) {
  213. return CFG_HZ;
  214. }