cmd_fpga.c 7.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303
  1. /*
  2. * (C) Copyright 2000, 2001
  3. * Rich Ireland, Enterasys Networks, rireland@enterasys.com.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. *
  23. */
  24. /*
  25. * FPGA support
  26. */
  27. #include <common.h>
  28. #include <command.h>
  29. #if (CONFIG_COMMANDS & CFG_CMD_NET)
  30. #include <net.h>
  31. #endif
  32. #include <fpga.h>
  33. #include <malloc.h>
  34. #if 0
  35. #define FPGA_DEBUG
  36. #endif
  37. #ifdef FPGA_DEBUG
  38. #define PRINTF(fmt,args...) printf (fmt ,##args)
  39. #else
  40. #define PRINTF(fmt,args...)
  41. #endif
  42. #if defined (CONFIG_FPGA) && ( CONFIG_COMMANDS & CFG_CMD_FPGA )
  43. /* Local functions */
  44. static void fpga_usage (cmd_tbl_t * cmdtp);
  45. static int fpga_get_op (char *opstr);
  46. /* Local defines */
  47. #define FPGA_NONE -1
  48. #define FPGA_INFO 0
  49. #define FPGA_LOAD 1
  50. #define FPGA_LOADB 2
  51. #define FPGA_DUMP 3
  52. /* Convert bitstream data and load into the fpga */
  53. int fpga_loadbitstream(unsigned long dev, char* fpgadata, size_t size)
  54. {
  55. unsigned int length;
  56. unsigned char* swapdata;
  57. unsigned int swapsize;
  58. char buffer[80];
  59. unsigned char *ptr;
  60. unsigned char *dataptr;
  61. unsigned char data;
  62. unsigned int i;
  63. int rc;
  64. dataptr = (unsigned char *)fpgadata;
  65. #if CFG_FPGA_XILINX
  66. /* skip the first bytes of the bitsteam, their meaning is unknown */
  67. length = (*dataptr << 8) + *(dataptr+1);
  68. dataptr+=2;
  69. dataptr+=length;
  70. /* get design name (identifier, length, string) */
  71. length = (*dataptr << 8) + *(dataptr+1);
  72. dataptr+=2;
  73. if (*dataptr++ != 0x61) {
  74. PRINTF ("%s: Design name identifier not recognized in bitstream\n",
  75. __FUNCTION__ );
  76. return FPGA_FAIL;
  77. }
  78. length = (*dataptr << 8) + *(dataptr+1);
  79. dataptr+=2;
  80. for(i=0;i<length;i++)
  81. buffer[i]=*dataptr++;
  82. printf(" design filename = \"%s\"\n", buffer);
  83. /* get part number (identifier, length, string) */
  84. if (*dataptr++ != 0x62) {
  85. printf("%s: Part number identifier not recognized in bitstream\n",
  86. __FUNCTION__ );
  87. return FPGA_FAIL;
  88. }
  89. length = (*dataptr << 8) + *(dataptr+1);
  90. dataptr+=2;
  91. for(i=0;i<length;i++)
  92. buffer[i]=*dataptr++;
  93. printf(" part number = \"%s\"\n", buffer);
  94. /* get date (identifier, length, string) */
  95. if (*dataptr++ != 0x63) {
  96. printf("%s: Date identifier not recognized in bitstream\n",
  97. __FUNCTION__);
  98. return FPGA_FAIL;
  99. }
  100. length = (*dataptr << 8) + *(dataptr+1);
  101. dataptr+=2;
  102. for(i=0;i<length;i++)
  103. buffer[i]=*dataptr++;
  104. printf(" date = \"%s\"\n", buffer);
  105. /* get time (identifier, length, string) */
  106. if (*dataptr++ != 0x64) {
  107. printf("%s: Time identifier not recognized in bitstream\n",__FUNCTION__);
  108. return FPGA_FAIL;
  109. }
  110. length = (*dataptr << 8) + *(dataptr+1);
  111. dataptr+=2;
  112. for(i=0;i<length;i++)
  113. buffer[i]=*dataptr++;
  114. printf(" time = \"%s\"\n", buffer);
  115. /* get fpga data length (identifier, length) */
  116. if (*dataptr++ != 0x65) {
  117. printf("%s: Data length identifier not recognized in bitstream\n",
  118. __FUNCTION__);
  119. return FPGA_FAIL;
  120. }
  121. swapsize = ((unsigned int) *dataptr <<24) +
  122. ((unsigned int) *(dataptr+1) <<16) +
  123. ((unsigned int) *(dataptr+2) <<8 ) +
  124. ((unsigned int) *(dataptr+3) ) ;
  125. dataptr+=4;
  126. printf(" bytes in bitstream = %d\n", swapsize);
  127. /* check consistency of length obtained */
  128. if (swapsize >= size) {
  129. printf("%s: Could not find right length of data in bitstream\n",
  130. __FUNCTION__);
  131. return FPGA_FAIL;
  132. }
  133. /* allocate memory */
  134. swapdata = (unsigned char *)malloc(swapsize);
  135. if (swapdata == NULL) {
  136. printf("%s: Could not allocate %d bytes memory !\n",
  137. __FUNCTION__, swapsize);
  138. return FPGA_FAIL;
  139. }
  140. /* read data into memory and swap bits */
  141. ptr = swapdata;
  142. for (i = 0; i < swapsize; i++) {
  143. data = 0x00;
  144. data |= (*dataptr & 0x01) << 7;
  145. data |= (*dataptr & 0x02) << 5;
  146. data |= (*dataptr & 0x04) << 3;
  147. data |= (*dataptr & 0x08) << 1;
  148. data |= (*dataptr & 0x10) >> 1;
  149. data |= (*dataptr & 0x20) >> 3;
  150. data |= (*dataptr & 0x40) >> 5;
  151. data |= (*dataptr & 0x80) >> 7;
  152. *ptr++ = data;
  153. dataptr++;
  154. }
  155. rc = fpga_load(dev, swapdata, swapsize);
  156. free(swapdata);
  157. return rc;
  158. #else
  159. printf("Bitstream support only for Xilinx devices\n");
  160. return FPGA_FAIL;
  161. #endif
  162. }
  163. /* ------------------------------------------------------------------------- */
  164. /* command form:
  165. * fpga <op> <device number> <data addr> <datasize>
  166. * where op is 'load', 'dump', or 'info'
  167. * If there is no device number field, the fpga environment variable is used.
  168. * If there is no data addr field, the fpgadata environment variable is used.
  169. * The info command requires no data address field.
  170. */
  171. int do_fpga (cmd_tbl_t * cmdtp, int flag, int argc, char *argv[])
  172. {
  173. int op, dev = FPGA_INVALID_DEVICE;
  174. size_t data_size = 0;
  175. void *fpga_data = NULL;
  176. char *devstr = getenv ("fpga");
  177. char *datastr = getenv ("fpgadata");
  178. int rc = FPGA_FAIL;
  179. if (devstr)
  180. dev = (int) simple_strtoul (devstr, NULL, 16);
  181. if (datastr)
  182. fpga_data = (void *) simple_strtoul (datastr, NULL, 16);
  183. switch (argc) {
  184. case 5: /* fpga <op> <dev> <data> <datasize> */
  185. data_size = simple_strtoul (argv[4], NULL, 16);
  186. case 4: /* fpga <op> <dev> <data> */
  187. fpga_data = (void *) simple_strtoul (argv[3], NULL, 16);
  188. PRINTF ("%s: fpga_data = 0x%x\n", __FUNCTION__, (uint) fpga_data);
  189. case 3: /* fpga <op> <dev | data addr> */
  190. dev = (int) simple_strtoul (argv[2], NULL, 16);
  191. PRINTF ("%s: device = %d\n", __FUNCTION__, dev);
  192. /* FIXME - this is a really weak test */
  193. if ((argc == 3) && (dev > fpga_count ())) { /* must be buffer ptr */
  194. PRINTF ("%s: Assuming buffer pointer in arg 3\n",
  195. __FUNCTION__);
  196. fpga_data = (void *) dev;
  197. PRINTF ("%s: fpga_data = 0x%x\n",
  198. __FUNCTION__, (uint) fpga_data);
  199. dev = FPGA_INVALID_DEVICE; /* reset device num */
  200. }
  201. case 2: /* fpga <op> */
  202. op = (int) fpga_get_op (argv[1]);
  203. break;
  204. default:
  205. PRINTF ("%s: Too many or too few args (%d)\n",
  206. __FUNCTION__, argc);
  207. op = FPGA_NONE; /* force usage display */
  208. break;
  209. }
  210. switch (op) {
  211. case FPGA_NONE:
  212. fpga_usage (cmdtp);
  213. break;
  214. case FPGA_INFO:
  215. rc = fpga_info (dev);
  216. break;
  217. case FPGA_LOAD:
  218. rc = fpga_load (dev, fpga_data, data_size);
  219. break;
  220. case FPGA_LOADB:
  221. rc = fpga_loadbitstream(dev, fpga_data, data_size);
  222. break;
  223. case FPGA_DUMP:
  224. rc = fpga_dump (dev, fpga_data, data_size);
  225. break;
  226. default:
  227. printf ("Unknown operation\n");
  228. fpga_usage (cmdtp);
  229. break;
  230. }
  231. return (rc);
  232. }
  233. static void fpga_usage (cmd_tbl_t * cmdtp)
  234. {
  235. printf ("Usage:\n%s\n", cmdtp->usage);
  236. }
  237. /*
  238. * Map op to supported operations. We don't use a table since we
  239. * would just have to relocate it from flash anyway.
  240. */
  241. static int fpga_get_op (char *opstr)
  242. {
  243. int op = FPGA_NONE;
  244. if (!strcmp ("info", opstr)) {
  245. op = FPGA_INFO;
  246. } else if (!strcmp ("loadb", opstr)) {
  247. op = FPGA_LOADB;
  248. } else if (!strcmp ("load", opstr)) {
  249. op = FPGA_LOAD;
  250. } else if (!strcmp ("dump", opstr)) {
  251. op = FPGA_DUMP;
  252. }
  253. if (op == FPGA_NONE) {
  254. printf ("Unknown fpga operation \"%s\"\n", opstr);
  255. }
  256. return op;
  257. }
  258. U_BOOT_CMD (fpga, 6, 1, do_fpga,
  259. "fpga - loadable FPGA image support\n",
  260. "fpga [operation type] [device number] [image address] [image size]\n"
  261. "fpga operations:\n"
  262. "\tinfo\tlist known device information\n"
  263. "\tload\tLoad device from memory buffer\n"
  264. "\tloadb\tLoad device from bitstream buffer (Xilinx devices only)\n"
  265. "\tdump\tLoad device to memory buffer\n");
  266. #endif /* CONFIG_FPGA && CONFIG_COMMANDS & CFG_CMD_FPGA */