| 12345678910111213141516171819202122232425262728293031323334353637 |
- /*
- * (C) Copyright 2004
- * Mark Jonas, Freescale Semiconductor, mark.jonas@motorola.com.
- *
- * Eric Schumann, Phytec Messtechnik
- * adapted for mt46v32m16-75 DDR-RAM
- *
- * See file CREDITS for list of people who contributed to this
- * project.
- *
- * This program is free software; you can redistribute it and/or
- * modify it under the terms of the GNU General Public License as
- * published by the Free Software Foundation; either version 2 of
- * the License, or (at your option) any later version.
- *
- * This program is distributed in the hope that it will be useful,
- * but WITHOUT ANY WARRANTY; without even the implied warranty of
- * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
- * GNU General Public License for more details.
- *
- * You should have received a copy of the GNU General Public License
- * along with this program; if not, write to the Free Software
- * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
- * MA 02111-1307 USA
- */
- #define SDRAM_DDR 1 /* is DDR */
- /* Settings for XLB = 132 MHz */
- #define SDRAM_MODE 0x018D0000
- #define SDRAM_EMODE 0x40090000
- #define SDRAM_CONTROL 0x71500F00
- #define SDRAM_CONFIG1 0x73711930
- #define SDRAM_CONFIG2 0x47770000
- #define SDRAM_TAPDELAY 0x10000000 /* reserved Bit in MPC5200 B3-Step */
|
