Halaman utama Jelajahi Bantuan
Daftar Masuk
phyus
/
uboot-vybrid_public
8
0
Fork 0
Berkas Masalah 0 Permintaan Tarik 0 Wiki
Pohon: c8f2280162
Ranting Tag
uboot-vybrid_pu...
/
cpu
/
microblaze
/
disable_int.S

disable_int.S 1.3 KB
Riwayat Mentahan

12345678910111213141516171819202122232425262728293031323334353637383940414243444546 
  1. /*
    2. 

  2.  * (C) Copyright 2007 Michal Simek
    3. 

  3.  *
    4. 

  4.  * Michal  SIMEK <monstr@monstr.eu>
    5. 

  5.  *
    6. 

  6.  * See file CREDITS for list of people who contributed to this
    7. 

  7.  * project.
    8. 

  8.  *
    9. 

  9.  * This program is free software; you can redistribute it and/or
    10. 

  10.  * modify it under the terms of the GNU General Public License as
    11. 

  11.  * published by the Free Software Foundation; either version 2 of
    12. 

  12.  * the License, or (at your option) any later version.
    13. 

  13.  *
    14. 

  14.  * This program is distributed in the hope that it will be useful,
    15. 

  15.  * but WITHOUT ANY WARRANTY; without even the implied warranty of
    16. 

  16.  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
    17. 

  17.  * GNU General Public License for more details.
    18. 

  18.  *
    19. 

  19.  * You should have received a copy of the GNU General Public License
    20. 

  20.  * along with this program; if not, write to the Free Software
    21. 

  21.  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
    22. 

  22.  * MA 02111-1307 USA
    23. 

  23.  */
    24. 

  24. 

  25. 	.text
    26. 

  26. 	.globl	microblaze_disable_interrupts
    27. 

  27. 	.ent	microblaze_disable_interrupts
    28. 

  28. 	.align	2
    29. 

  29. microblaze_disable_interrupts:
    30. 

  30. 	#Make space on stack for a temporary
    31. 

  31. 	addi	r1, r1, -4
    32. 

  32. 	#Save register r12
    33. 

  33. 	swi	r12, r1, 0
    34. 

  34. 	#Read the MSR register
    35. 

  35. 	mfs	r12, rmsr
    36. 

  36. 	#Clear the interrupt enable bit
    37. 

  37. 	andi	r12, r12, ~2
    38. 

  38. 	#Save the MSR register
    39. 

  39. 	mts	rmsr, r12
    40. 

  40. 	#Load register r12
    41. 

  41. 	lwi	r12, r1, 0
    42. 

  42. 	#Return
    43. 

  43. 	rtsd	r15, 8
    44. 

  44. 	#Update stack in the delay slot
    45. 

  45. 	addi	r1, r1, 4
    46. 

  46. 	.end	microblaze_disable_interrupts
    47.