musenki.c 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. /*
  2. * (C) Copyright 2001
  3. * Rob Taylor, Flying Pig Systems. robt@flyingpig.com.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <common.h>
  24. #include <mpc824x.h>
  25. #include <pci.h>
  26. int checkboard (void)
  27. {
  28. ulong busfreq = get_bus_freq(0);
  29. char buf[32];
  30. printf("Board: MUSENKI Local Bus at %s MHz\n", strmhz(buf, busfreq));
  31. return 0;
  32. }
  33. #if 0 /* NOT USED */
  34. int checkflash (void)
  35. {
  36. /* TODO: XXX XXX XXX */
  37. printf ("## Test not implemented yet ##\n");
  38. return (0);
  39. }
  40. #endif
  41. long int initdram (int board_type)
  42. {
  43. long size;
  44. long new_bank0_end;
  45. long mear1;
  46. long emear1;
  47. size = get_ram_size(CFG_SDRAM_BASE, CFG_MAX_RAM_SIZE);
  48. new_bank0_end = size - 1;
  49. mear1 = mpc824x_mpc107_getreg(MEAR1);
  50. emear1 = mpc824x_mpc107_getreg(EMEAR1);
  51. mear1 = (mear1 & 0xFFFFFF00) |
  52. ((new_bank0_end & MICR_ADDR_MASK) >> MICR_ADDR_SHIFT);
  53. emear1 = (emear1 & 0xFFFFFF00) |
  54. ((new_bank0_end & MICR_ADDR_MASK) >> MICR_EADDR_SHIFT);
  55. mpc824x_mpc107_setreg(MEAR1, mear1);
  56. mpc824x_mpc107_setreg(EMEAR1, emear1);
  57. return (size);
  58. }
  59. /*
  60. * Initialize PCI Devices
  61. */
  62. #ifndef CONFIG_PCI_PNP
  63. static struct pci_config_table pci_sandpoint_config_table[] = {
  64. #if 0
  65. { PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
  66. 0x0, 0x0, 0x0, /* unknown eth0 divice */
  67. pci_cfgfunc_config_device, { PCI_ENET0_IOADDR,
  68. PCI_ENET0_MEMADDR,
  69. PCI_COMMAND_IO |
  70. PCI_COMMAND_MEMORY |
  71. PCI_COMMAND_MASTER }},
  72. { PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
  73. 0x0, 0x0, 0x0, /* unknown eth1 device */
  74. pci_cfgfunc_config_device, { PCI_ENET1_IOADDR,
  75. PCI_ENET1_MEMADDR,
  76. PCI_COMMAND_IO |
  77. PCI_COMMAND_MEMORY |
  78. PCI_COMMAND_MASTER }},
  79. #endif
  80. { }
  81. };
  82. #endif
  83. struct pci_controller hose = {
  84. #ifndef CONFIG_PCI_PNP
  85. config_table: pci_sandpoint_config_table,
  86. #endif
  87. };
  88. void pci_init_board(void)
  89. {
  90. pci_mpc824x_init(&hose);
  91. }