M5272C3.h 5.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205
  1. /*
  2. * Configuation settings for the Motorola MC5272C3 board.
  3. *
  4. * (C) Copyright 2003 Josef Baumgartner <josef.baumgartner@telex.de>
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. /*
  25. * board/config.h - configuration options, board specific
  26. */
  27. #ifndef _M5272C3_H
  28. #define _M5272C3_H
  29. /*
  30. * High Level Configuration Options
  31. * (easy to change)
  32. */
  33. #define CONFIG_MCF52x2 /* define processor family */
  34. #define CONFIG_M5272 /* define processor type */
  35. #define FEC_ENET
  36. #define CONFIG_BAUDRATE 19200
  37. #define CFG_BAUDRATE_TABLE { 9600 , 19200 , 38400 , 57600, 115200 }
  38. #define CONFIG_WATCHDOG
  39. #define CONFIG_WATCHDOG_TIMEOUT 10000 /* timeout in milliseconds */
  40. #define CONFIG_MONITOR_IS_IN_RAM /* define if monitor is started from a pre-loader */
  41. /* Configuration for environment
  42. * Environment is embedded in u-boot in the second sector of the flash
  43. */
  44. #ifndef CONFIG_MONITOR_IS_IN_RAM
  45. #define CFG_ENV_OFFSET 0x4000
  46. #define CFG_ENV_SECT_SIZE 0x2000
  47. #define CFG_ENV_IS_IN_FLASH 1
  48. #define CFG_ENV_IS_EMBEDDED 1
  49. #else
  50. #define CFG_ENV_ADDR 0xffe04000
  51. #define CFG_ENV_SECT_SIZE 0x2000
  52. #define CFG_ENV_IS_IN_FLASH 1
  53. #endif
  54. /*
  55. * BOOTP options
  56. */
  57. #define CONFIG_BOOTP_BOOTFILESIZE
  58. #define CONFIG_BOOTP_BOOTPATH
  59. #define CONFIG_BOOTP_GATEWAY
  60. #define CONFIG_BOOTP_HOSTNAME
  61. /*
  62. * Command line configuration.
  63. */
  64. #include <config_cmd_default.h>
  65. #define CONFIG_CMD_MII
  66. #undef CONFIG_CMD_LOADS
  67. #undef CONFIG_CMD_LOADB
  68. #define CONFIG_BOOTDELAY 5
  69. #define CFG_PROMPT "-> "
  70. #define CFG_LONGHELP /* undef to save memory */
  71. #if defined(CONFIG_CMD_KGDB)
  72. #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
  73. #else
  74. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  75. #endif
  76. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  77. #define CFG_MAXARGS 16 /* max number of command args */
  78. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
  79. #define CFG_LOAD_ADDR 0x20000
  80. #define CFG_MEMTEST_START 0x400
  81. #define CFG_MEMTEST_END 0x380000
  82. #define CFG_HZ 1000
  83. #define CFG_CLK 66000000
  84. /*
  85. * Low Level Configuration Settings
  86. * (address mappings, register initial values, etc.)
  87. * You should know what you are doing if you make changes here.
  88. */
  89. #define CFG_MBAR 0x10000000 /* Register Base Addrs */
  90. #define CFG_SCR 0x0003;
  91. #define CFG_SPR 0xffff;
  92. #define CFG_DISCOVER_PHY
  93. #define CFG_ENET_BD_BASE 0x380000
  94. /*-----------------------------------------------------------------------
  95. * Definitions for initial stack pointer and data area (in DPRAM)
  96. */
  97. #define CFG_INIT_RAM_ADDR 0x20000000
  98. #define CFG_INIT_RAM_END 0x1000 /* End of used area in internal SRAM */
  99. #define CFG_GBL_DATA_SIZE 64 /* size in bytes reserved for initial data */
  100. #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
  101. #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
  102. /*-----------------------------------------------------------------------
  103. * Start addresses for the final memory configuration
  104. * (Set up by the startup code)
  105. * Please note that CFG_SDRAM_BASE _must_ start at 0
  106. */
  107. #define CFG_SDRAM_BASE 0x00000000
  108. #define CFG_SDRAM_SIZE 4 /* SDRAM size in MB */
  109. #define CFG_FLASH_BASE 0xffe00000
  110. #ifdef CONFIG_MONITOR_IS_IN_RAM
  111. #define CFG_MONITOR_BASE 0x20000
  112. #else
  113. #define CFG_MONITOR_BASE (CFG_FLASH_BASE + 0x400)
  114. #endif
  115. #define CFG_MONITOR_LEN 0x20000
  116. #define CFG_MALLOC_LEN (256 << 10)
  117. #define CFG_BOOTPARAMS_LEN 64*1024
  118. /*
  119. * For booting Linux, the board info and command line data
  120. * have to be in the first 8 MB of memory, since this is
  121. * the maximum mapped by the Linux kernel during initialization ??
  122. */
  123. #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
  124. /*-----------------------------------------------------------------------
  125. * FLASH organization
  126. */
  127. #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
  128. #define CFG_MAX_FLASH_SECT 11 /* max number of sectors on one chip */
  129. #define CFG_FLASH_ERASE_TOUT 1000
  130. /*-----------------------------------------------------------------------
  131. * Cache Configuration
  132. */
  133. #define CFG_CACHELINE_SIZE 16
  134. /*-----------------------------------------------------------------------
  135. * Memory bank definitions
  136. */
  137. #define CFG_BR0_PRELIM 0xFFE00201
  138. #define CFG_OR0_PRELIM 0xFFE00014
  139. #define CFG_BR1_PRELIM 0
  140. #define CFG_OR1_PRELIM 0
  141. #define CFG_BR2_PRELIM 0x30000001
  142. #define CFG_OR2_PRELIM 0xFFF80000
  143. #define CFG_BR3_PRELIM 0
  144. #define CFG_OR3_PRELIM 0
  145. #define CFG_BR4_PRELIM 0
  146. #define CFG_OR4_PRELIM 0
  147. #define CFG_BR5_PRELIM 0
  148. #define CFG_OR5_PRELIM 0
  149. #define CFG_BR6_PRELIM 0
  150. #define CFG_OR6_PRELIM 0
  151. #define CFG_BR7_PRELIM 0x00000701
  152. #define CFG_OR7_PRELIM 0xFFC0007C
  153. /*-----------------------------------------------------------------------
  154. * Port configuration
  155. */
  156. #define CFG_PACNT 0x00000000
  157. #define CFG_PADDR 0x0000
  158. #define CFG_PADAT 0x0000
  159. #define CFG_PBCNT 0x55554155 /* Ethernet/UART configuration */
  160. #define CFG_PBDDR 0x0000
  161. #define CFG_PBDAT 0x0000
  162. #define CFG_PDCNT 0x00000000
  163. #endif /* _M5272C3_H */