mux.c 7.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209
  1. /*
  2. * mux.c
  3. *
  4. * Copyright (C) 2011 Texas Instruments Incorporated - http://www.ti.com/
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License as
  8. * published by the Free Software Foundation version 2.
  9. *
  10. * This program is distributed "as is" WITHOUT ANY WARRANTY of any
  11. * kind, whether express or implied; without even the implied warranty
  12. * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. */
  15. #include <common.h>
  16. #include <asm/arch/sys_proto.h>
  17. #include <asm/arch/hardware.h>
  18. #include <asm/arch/mux.h>
  19. #include <asm/io.h>
  20. #include <i2c.h>
  21. #include "board.h"
  22. static struct module_pin_mux uart0_pin_mux[] = {
  23. {OFFSET(uart0_rxd), (MODE(0) | PULLUP_EN | RXACTIVE)}, /* UART0_RXD */
  24. {OFFSET(uart0_txd), (MODE(0) | PULLUDEN)}, /* UART0_TXD */
  25. {-1},
  26. };
  27. static struct module_pin_mux mmc0_pin_mux[] = {
  28. {OFFSET(mmc0_dat3), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT3 */
  29. {OFFSET(mmc0_dat2), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT2 */
  30. {OFFSET(mmc0_dat1), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT1 */
  31. {OFFSET(mmc0_dat0), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT0 */
  32. {OFFSET(mmc0_clk), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_CLK */
  33. {OFFSET(mmc0_cmd), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_CMD */
  34. {OFFSET(mcasp0_aclkr), (MODE(4) | RXACTIVE)}, /* MMC0_WP */
  35. {OFFSET(spi0_cs1), (MODE(5) | RXACTIVE | PULLUP_EN)}, /* MMC0_CD */
  36. {-1},
  37. };
  38. static struct module_pin_mux mmc0_pin_mux_sk_evm[] = {
  39. {OFFSET(mmc0_dat3), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT3 */
  40. {OFFSET(mmc0_dat2), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT2 */
  41. {OFFSET(mmc0_dat1), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT1 */
  42. {OFFSET(mmc0_dat0), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_DAT0 */
  43. {OFFSET(mmc0_clk), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_CLK */
  44. {OFFSET(mmc0_cmd), (MODE(0) | RXACTIVE | PULLUP_EN)}, /* MMC0_CMD */
  45. {OFFSET(spi0_cs1), (MODE(5) | RXACTIVE | PULLUP_EN)}, /* MMC0_CD */
  46. {-1},
  47. };
  48. static struct module_pin_mux mmc1_pin_mux[] = {
  49. {OFFSET(gpmc_ad3), (MODE(1) | RXACTIVE | PULLUP_EN)}, /* MMC1_DAT3 */
  50. {OFFSET(gpmc_ad2), (MODE(1) | RXACTIVE | PULLUP_EN)}, /* MMC1_DAT2 */
  51. {OFFSET(gpmc_ad1), (MODE(1) | RXACTIVE | PULLUP_EN)}, /* MMC1_DAT1 */
  52. {OFFSET(gpmc_ad0), (MODE(1) | RXACTIVE | PULLUP_EN)}, /* MMC1_DAT0 */
  53. {OFFSET(gpmc_csn1), (MODE(2) | RXACTIVE | PULLUP_EN)}, /* MMC1_CLK */
  54. {OFFSET(gpmc_csn2), (MODE(2) | RXACTIVE | PULLUP_EN)}, /* MMC1_CMD */
  55. {OFFSET(gpmc_csn0), (MODE(7) | RXACTIVE | PULLUP_EN)}, /* MMC1_WP */
  56. {OFFSET(gpmc_advn_ale), (MODE(7) | RXACTIVE | PULLUP_EN)}, /* MMC1_CD */
  57. {-1},
  58. };
  59. static struct module_pin_mux i2c0_pin_mux[] = {
  60. {OFFSET(i2c0_sda), (MODE(0) | RXACTIVE |
  61. PULLUDEN | SLEWCTRL)}, /* I2C_DATA */
  62. {OFFSET(i2c0_scl), (MODE(0) | RXACTIVE |
  63. PULLUDEN | SLEWCTRL)}, /* I2C_SCLK */
  64. {-1},
  65. };
  66. static struct module_pin_mux i2c1_pin_mux[] = {
  67. {OFFSET(spi0_d1), (MODE(2) | RXACTIVE |
  68. PULLUDEN | SLEWCTRL)}, /* I2C_DATA */
  69. {OFFSET(spi0_cs0), (MODE(2) | RXACTIVE |
  70. PULLUDEN | SLEWCTRL)}, /* I2C_SCLK */
  71. {-1},
  72. };
  73. static struct module_pin_mux spi0_pin_mux[] = {
  74. {OFFSET(spi0_sclk), (MODE(0) | RXACTIVE | PULLUDEN)}, /* SPI0_SCLK */
  75. {OFFSET(spi0_d0), (MODE(0) | RXACTIVE |
  76. PULLUDEN | PULLUP_EN)}, /* SPI0_D0 */
  77. {OFFSET(spi0_d1), (MODE(0) | RXACTIVE | PULLUDEN)}, /* SPI0_D1 */
  78. {OFFSET(spi0_cs0), (MODE(0) | RXACTIVE |
  79. PULLUDEN | PULLUP_EN)}, /* SPI0_CS0 */
  80. {-1},
  81. };
  82. static struct module_pin_mux gpio0_7_pin_mux[] = {
  83. {OFFSET(ecap0_in_pwm0_out), (MODE(7) | PULLUDEN)}, /* GPIO0_7 */
  84. {-1},
  85. };
  86. static struct module_pin_mux rgmii1_pin_mux[] = {
  87. {OFFSET(mii1_txen), MODE(2)}, /* RGMII1_TCTL */
  88. {OFFSET(mii1_rxdv), MODE(2) | RXACTIVE}, /* RGMII1_RCTL */
  89. {OFFSET(mii1_txd3), MODE(2)}, /* RGMII1_TD3 */
  90. {OFFSET(mii1_txd2), MODE(2)}, /* RGMII1_TD2 */
  91. {OFFSET(mii1_txd1), MODE(2)}, /* RGMII1_TD1 */
  92. {OFFSET(mii1_txd0), MODE(2)}, /* RGMII1_TD0 */
  93. {OFFSET(mii1_txclk), MODE(2)}, /* RGMII1_TCLK */
  94. {OFFSET(mii1_rxclk), MODE(2) | RXACTIVE}, /* RGMII1_RCLK */
  95. {OFFSET(mii1_rxd3), MODE(2) | RXACTIVE}, /* RGMII1_RD3 */
  96. {OFFSET(mii1_rxd2), MODE(2) | RXACTIVE}, /* RGMII1_RD2 */
  97. {OFFSET(mii1_rxd1), MODE(2) | RXACTIVE}, /* RGMII1_RD1 */
  98. {OFFSET(mii1_rxd0), MODE(2) | RXACTIVE}, /* RGMII1_RD0 */
  99. {OFFSET(mdio_data), MODE(0) | RXACTIVE | PULLUP_EN},/* MDIO_DATA */
  100. {OFFSET(mdio_clk), MODE(0) | PULLUP_EN}, /* MDIO_CLK */
  101. {-1},
  102. };
  103. static struct module_pin_mux mii1_pin_mux[] = {
  104. {OFFSET(mii1_rxerr), MODE(0) | RXACTIVE}, /* MII1_RXERR */
  105. {OFFSET(mii1_txen), MODE(0)}, /* MII1_TXEN */
  106. {OFFSET(mii1_rxdv), MODE(0) | RXACTIVE}, /* MII1_RXDV */
  107. {OFFSET(mii1_txd3), MODE(0)}, /* MII1_TXD3 */
  108. {OFFSET(mii1_txd2), MODE(0)}, /* MII1_TXD2 */
  109. {OFFSET(mii1_txd1), MODE(0)}, /* MII1_TXD1 */
  110. {OFFSET(mii1_txd0), MODE(0)}, /* MII1_TXD0 */
  111. {OFFSET(mii1_txclk), MODE(0) | RXACTIVE}, /* MII1_TXCLK */
  112. {OFFSET(mii1_rxclk), MODE(0) | RXACTIVE}, /* MII1_RXCLK */
  113. {OFFSET(mii1_rxd3), MODE(0) | RXACTIVE}, /* MII1_RXD3 */
  114. {OFFSET(mii1_rxd2), MODE(0) | RXACTIVE}, /* MII1_RXD2 */
  115. {OFFSET(mii1_rxd1), MODE(0) | RXACTIVE}, /* MII1_RXD1 */
  116. {OFFSET(mii1_rxd0), MODE(0) | RXACTIVE}, /* MII1_RXD0 */
  117. {OFFSET(mdio_data), MODE(0) | RXACTIVE | PULLUP_EN}, /* MDIO_DATA */
  118. {OFFSET(mdio_clk), MODE(0) | PULLUP_EN}, /* MDIO_CLK */
  119. {-1},
  120. };
  121. void enable_uart0_pin_mux(void)
  122. {
  123. configure_module_pin_mux(uart0_pin_mux);
  124. }
  125. void enable_i2c0_pin_mux(void)
  126. {
  127. configure_module_pin_mux(i2c0_pin_mux);
  128. }
  129. /*
  130. * The AM335x GP EVM, if daughter card(s) are connected, can have 8
  131. * different profiles. These profiles determine what peripherals are
  132. * valid and need pinmux to be configured.
  133. */
  134. #define PROFILE_NONE 0x0
  135. #define PROFILE_0 (1 << 0)
  136. #define PROFILE_1 (1 << 1)
  137. #define PROFILE_2 (1 << 2)
  138. #define PROFILE_3 (1 << 3)
  139. #define PROFILE_4 (1 << 4)
  140. #define PROFILE_5 (1 << 5)
  141. #define PROFILE_6 (1 << 6)
  142. #define PROFILE_7 (1 << 7)
  143. #define PROFILE_MASK 0x7
  144. #define PROFILE_ALL 0xFF
  145. /* CPLD registers */
  146. #define I2C_CPLD_ADDR 0x35
  147. #define CFG_REG 0x10
  148. static unsigned short detect_daughter_board_profile(void)
  149. {
  150. unsigned short val;
  151. if (i2c_probe(I2C_CPLD_ADDR))
  152. return PROFILE_NONE;
  153. if (i2c_read(I2C_CPLD_ADDR, CFG_REG, 1, (unsigned char *)(&val), 2))
  154. return PROFILE_NONE;
  155. return (1 << (val & PROFILE_MASK));
  156. }
  157. void enable_board_pin_mux(struct am335x_baseboard_id *header)
  158. {
  159. /* Do board-specific muxes. */
  160. if (!strncmp(header->name, "A335BONE", HDR_NAME_LEN)) {
  161. /* Beaglebone pinmux */
  162. configure_module_pin_mux(i2c1_pin_mux);
  163. configure_module_pin_mux(mii1_pin_mux);
  164. configure_module_pin_mux(mmc0_pin_mux);
  165. configure_module_pin_mux(mmc1_pin_mux);
  166. } else if (!strncmp(header->config, "SKU#01", 6)) {
  167. /* General Purpose EVM */
  168. unsigned short profile = detect_daughter_board_profile();
  169. configure_module_pin_mux(rgmii1_pin_mux);
  170. configure_module_pin_mux(mmc0_pin_mux);
  171. /* In profile #2 i2c1 and spi0 conflict. */
  172. if (profile & ~PROFILE_2)
  173. configure_module_pin_mux(i2c1_pin_mux);
  174. else if (profile == PROFILE_2) {
  175. configure_module_pin_mux(mmc1_pin_mux);
  176. configure_module_pin_mux(spi0_pin_mux);
  177. }
  178. } else if (!strncmp(header->name, "A335X_SK", HDR_NAME_LEN)) {
  179. /* Starter Kit EVM */
  180. configure_module_pin_mux(i2c1_pin_mux);
  181. configure_module_pin_mux(gpio0_7_pin_mux);
  182. configure_module_pin_mux(rgmii1_pin_mux);
  183. configure_module_pin_mux(mmc0_pin_mux_sk_evm);
  184. } else {
  185. puts("Unknown board, cannot configure pinmux.");
  186. hang();
  187. }
  188. }