M52277EVB.h 7.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249
  1. /*
  2. * Configuation settings for the Freescale MCF52277 EVB board.
  3. *
  4. * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
  5. * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
  6. *
  7. * See file CREDITS for list of people who contributed to this
  8. * project.
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License as
  12. * published by the Free Software Foundation; either version 2 of
  13. * the License, or (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  23. * MA 02111-1307 USA
  24. */
  25. /*
  26. * board/config.h - configuration options, board specific
  27. */
  28. #ifndef _M52277EVB_H
  29. #define _M52277EVB_H
  30. /*
  31. * High Level Configuration Options
  32. * (easy to change)
  33. */
  34. #define CONFIG_MCF5227x /* define processor family */
  35. #define CONFIG_M52277 /* define processor type */
  36. #define CONFIG_M52277EVB /* M52277EVB board */
  37. #define CONFIG_MCFUART
  38. #define CFG_UART_PORT (0)
  39. #define CONFIG_BAUDRATE 115200
  40. #define CFG_BAUDRATE_TABLE { 9600 , 19200 , 38400 , 57600, 115200 }
  41. #undef CONFIG_WATCHDOG
  42. #define CONFIG_TIMESTAMP /* Print image info with timestamp */
  43. /*
  44. * BOOTP options
  45. */
  46. #define CONFIG_BOOTP_BOOTFILESIZE
  47. #define CONFIG_BOOTP_BOOTPATH
  48. #define CONFIG_BOOTP_GATEWAY
  49. #define CONFIG_BOOTP_HOSTNAME
  50. /* Command line configuration */
  51. #include <config_cmd_default.h>
  52. #define CONFIG_CMD_CACHE
  53. #define CONFIG_CMD_DATE
  54. #define CONFIG_CMD_ELF
  55. #define CONFIG_CMD_FLASH
  56. #define CONFIG_CMD_I2C
  57. #define CONFIG_CMD_JFFS2
  58. #define CONFIG_CMD_LOADB
  59. #define CONFIG_CMD_LOADS
  60. #define CONFIG_CMD_MEMORY
  61. #define CONFIG_CMD_MISC
  62. #undef CONFIG_CMD_NET
  63. #define CONFIG_CMD_REGINFO
  64. #undef CONFIG_CMD_USB
  65. #undef CONFIG_CMD_BMP
  66. #define CONFIG_HOSTNAME M52277EVB
  67. #define CONFIG_EXTRA_ENV_SETTINGS \
  68. "inpclk=" MK_STR(CFG_INPUT_CLKSRC) "\0" \
  69. "loadaddr=" MK_STR(CFG_LOAD_ADDR) "\0" \
  70. "u-boot=u-boot.bin\0" \
  71. "load=tftp ${loadaddr) ${u-boot}\0" \
  72. "upd=run load; run prog\0" \
  73. "prog=prot off 0 0x3ffff;" \
  74. "era 0 3ffff;" \
  75. "cp.b ${loadaddr} 0 ${filesize};" \
  76. "save\0" \
  77. ""
  78. /* LCD */
  79. #ifdef CONFIG_CMD_BMP
  80. #define CONFIG_LCD
  81. #define CONFIG_SPLASH_SCREEN
  82. #define CONFIG_LCD_LOGO
  83. #define CONFIG_SHARP_LQ035Q7DH06
  84. #endif
  85. /* USB */
  86. #ifdef CONFIG_CMD_USB
  87. #define CONFIG_USB_EHCI
  88. #define CONFIG_USB_STORAGE
  89. #define CONFIG_DOS_PARTITION
  90. #define CONFIG_MAC_PARTITION
  91. #define CONFIG_ISO_PARTITION
  92. #define CFG_USB_EHCI_REGS_BASE 0xFC0B0000
  93. #define CFG_USB_EHCI_CPU_INIT
  94. #endif
  95. /* Realtime clock */
  96. #define CONFIG_MCFRTC
  97. #undef RTC_DEBUG
  98. #define CFG_RTC_OSCILLATOR (32 * CFG_HZ)
  99. /* Timer */
  100. #define CONFIG_MCFTMR
  101. #undef CONFIG_MCFPIT
  102. /* I2c */
  103. #define CONFIG_FSL_I2C
  104. #define CONFIG_HARD_I2C /* I2C with hardware support */
  105. #undef CONFIG_SOFT_I2C /* I2C bit-banged */
  106. #define CFG_I2C_SPEED 80000 /* I2C speed and slave address */
  107. #define CFG_I2C_SLAVE 0x7F
  108. #define CFG_I2C_OFFSET 0x58000
  109. #define CFG_IMMR CFG_MBAR
  110. /* Input, PCI, Flexbus, and VCO */
  111. #define CONFIG_EXTRA_CLOCK
  112. #define CFG_INPUT_CLKSRC 16000000
  113. #define CONFIG_PRAM 512 /* 512 KB */
  114. #define CFG_PROMPT "-> "
  115. #define CFG_LONGHELP /* undef to save memory */
  116. #if defined(CONFIG_CMD_KGDB)
  117. #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
  118. #else
  119. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  120. #endif
  121. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  122. #define CFG_MAXARGS 16 /* max number of command args */
  123. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
  124. #define CFG_LOAD_ADDR (CFG_SDRAM_BASE + 0x10000)
  125. #define CFG_HZ 1000
  126. #define CFG_MBAR 0xFC000000
  127. /*
  128. * Low Level Configuration Settings
  129. * (address mappings, register initial values, etc.)
  130. * You should know what you are doing if you make changes here.
  131. */
  132. /*-----------------------------------------------------------------------
  133. * Definitions for initial stack pointer and data area (in DPRAM)
  134. */
  135. #define CFG_INIT_RAM_ADDR 0x80000000
  136. #define CFG_INIT_RAM_END 0x8000 /* End of used area in internal SRAM */
  137. #define CFG_INIT_RAM_CTRL 0x21
  138. #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  139. #define CFG_GBL_DATA_OFFSET ((CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE) - 16)
  140. #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
  141. /*-----------------------------------------------------------------------
  142. * Start addresses for the final memory configuration
  143. * (Set up by the startup code)
  144. * Please note that CFG_SDRAM_BASE _must_ start at 0
  145. */
  146. #define CFG_SDRAM_BASE 0x40000000
  147. #define CFG_SDRAM_SIZE 64 /* SDRAM size in MB */
  148. #define CFG_SDRAM_CFG1 0x43711630
  149. #define CFG_SDRAM_CFG2 0x56670000
  150. #define CFG_SDRAM_CTRL 0xE1092000
  151. #define CFG_SDRAM_EMOD 0x81810000
  152. #define CFG_SDRAM_MODE 0x00CD0000
  153. #define CFG_MEMTEST_START CFG_SDRAM_BASE + 0x400
  154. #define CFG_MEMTEST_END ((CFG_SDRAM_SIZE - 3) << 20)
  155. #define CFG_MONITOR_BASE (CFG_FLASH_BASE + 0x400)
  156. #define CFG_BOOTPARAMS_LEN 64*1024
  157. #define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
  158. #define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
  159. /* Initial Memory map for Linux */
  160. #define CFG_BOOTMAPSZ (CFG_SDRAM_BASE + (CFG_SDRAM_SIZE << 20))
  161. /* Configuration for environment
  162. * Environment is embedded in u-boot in the second sector of the flash
  163. */
  164. #define CFG_ENV_IS_IN_FLASH 1
  165. #define CONFIG_ENV_OVERWRITE 1
  166. #undef CFG_ENV_IS_EMBEDDED
  167. /*-----------------------------------------------------------------------
  168. * FLASH organization
  169. */
  170. #define CFG_FLASH_BASE CFG_CS0_BASE
  171. #define CFG_FLASH0_BASE CFG_CS0_BASE
  172. #define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x8000)
  173. #define CFG_ENV_SECT_SIZE 0x8000
  174. #define CFG_FLASH_CFI
  175. #ifdef CFG_FLASH_CFI
  176. # define CFG_FLASH_CFI_DRIVER 1
  177. # define CFG_FLASH_SIZE 0x1000000 /* Max size that the board might have */
  178. # define CFG_FLASH_CFI_WIDTH FLASH_CFI_16BIT
  179. # define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
  180. # define CFG_MAX_FLASH_SECT 137 /* max number of sectors on one chip */
  181. # define CFG_FLASH_PROTECTION /* "Real" (hardware) sectors protection */
  182. # define CFG_FLASH_CHECKSUM
  183. #endif
  184. /*
  185. * This is setting for JFFS2 support in u-boot.
  186. * NOTE: Enable CONFIG_CMD_JFFS2 for JFFS2 support.
  187. */
  188. #ifdef CONFIG_CMD_JFFS2
  189. # define CONFIG_JFFS2_DEV "nor0"
  190. # define CONFIG_JFFS2_PART_SIZE (0x01000000 - 0x40000)
  191. # define CONFIG_JFFS2_PART_OFFSET (CFG_FLASH0_BASE + 0x40000)
  192. #endif
  193. /*-----------------------------------------------------------------------
  194. * Cache Configuration
  195. */
  196. #define CFG_CACHELINE_SIZE 16
  197. /*-----------------------------------------------------------------------
  198. * Memory bank definitions
  199. */
  200. /*
  201. * CS0 - NOR Flash
  202. * CS1 - Available
  203. * CS2 - Available
  204. * CS3 - Available
  205. * CS4 - Available
  206. * CS5 - Available
  207. */
  208. #define CFG_CS0_BASE 0x00000000
  209. #define CFG_CS0_MASK 0x00FF0001
  210. #define CFG_CS0_CTRL 0x00001FA0
  211. #endif /* _M52277EVB_H */