ddr.c 1008 B

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. /*
  2. * Copyright 2008 Freescale Semiconductor, Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License
  6. * Version 2 as published by the Free Software Foundation.
  7. */
  8. #include <common.h>
  9. #include <i2c.h>
  10. #include <asm/fsl_ddr_sdram.h>
  11. #include <asm/fsl_ddr_dimm_params.h>
  12. void fsl_ddr_board_options(memctl_options_t *popts,
  13. dimm_params_t *pdimm,
  14. unsigned int ctrl_num)
  15. {
  16. /*
  17. * Factors to consider for CPO:
  18. * - frequency
  19. * - ddr1 vs. ddr2
  20. */
  21. popts->cpo_override = 0;
  22. /*
  23. * Factors to consider for write data delay:
  24. * - number of DIMMs
  25. *
  26. * 1 = 1/4 clock delay
  27. * 2 = 1/2 clock delay
  28. * 3 = 3/4 clock delay
  29. * 4 = 1 clock delay
  30. * 5 = 5/4 clock delay
  31. * 6 = 3/2 clock delay
  32. */
  33. popts->write_data_delay = 3;
  34. /* 2T timing enable */
  35. popts->twoT_en = 1;
  36. /*
  37. * Factors to consider for half-strength driver enable:
  38. * - number of DIMMs installed
  39. */
  40. popts->half_strength_driver_enable = 0;
  41. }