init.S 2.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455
  1. /*------------------------------------------------------------------------------+ */
  2. /* */
  3. /* This source code has been made available to you by IBM on an AS-IS */
  4. /* basis. Anyone receiving this source is licensed under IBM */
  5. /* copyrights to use it in any way he or she deems fit, including */
  6. /* copying it, modifying it, compiling it, and redistributing it either */
  7. /* with or without modifications. No license under IBM patents or */
  8. /* patent applications is to be implied by the copyright license. */
  9. /* */
  10. /* Any user of this software should understand that IBM cannot provide */
  11. /* technical support for this software and will not be responsible for */
  12. /* any consequences resulting from the use of this software. */
  13. /* */
  14. /* Any person who transfers this source code or any derivative work */
  15. /* must include the IBM copyright notice, this paragraph, and the */
  16. /* preceding two paragraphs in the transferred software. */
  17. /* */
  18. /* COPYRIGHT I B M CORPORATION 1995 */
  19. /* LICENSED MATERIAL - PROGRAM PROPERTY OF I B M */
  20. /*------------------------------------------------------------------------------- */
  21. /*----------------------------------------------------------------------------- */
  22. /* Function: ext_bus_cntlr_init */
  23. /* Description: Initializes the External Bus Controller for the external */
  24. /* peripherals. IMPORTANT: For pass1 this code must run from */
  25. /* cache since you can not reliably change a peripheral banks */
  26. /* timing register (pbxap) while running code from that bank. */
  27. /* For ex., since we are running from ROM on bank 0, we can NOT */
  28. /* execute the code that modifies bank 0 timings from ROM, so */
  29. /* we run it from cache. */
  30. /* Bank 0 - Flash and SRAM */
  31. /* Bank 1 - NVRAM/RTC */
  32. /* Bank 2 - Keyboard/Mouse controller */
  33. /* Bank 3 - IR controller */
  34. /* Bank 4 - not used */
  35. /* Bank 5 - not used */
  36. /* Bank 6 - not used */
  37. /* Bank 7 - FPGA registers */
  38. /*----------------------------------------------------------------------------- */
  39. #include <ppc4xx.h>
  40. #include <ppc_asm.tmpl>
  41. #include <ppc_defs.h>
  42. #include <asm/cache.h>
  43. #include <asm/mmu.h>
  44. /*----------------------------------------------------------------------------- */
  45. /* Function: sdram_init */
  46. /* Description: Dummy implementation here - done in C later */
  47. /*----------------------------------------------------------------------------- */
  48. .globl sdram_init
  49. sdram_init:
  50. blr