timer.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169
  1. /*
  2. * (C) Copyright 2007
  3. * Sascha Hauer, Pengutronix
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <common.h>
  24. #include <asm/arch/mx31-regs.h>
  25. #include <div64.h>
  26. #define TIMER_BASE 0x53f90000 /* General purpose timer 1 */
  27. /* General purpose timers registers */
  28. #define GPTCR __REG(TIMER_BASE) /* Control register */
  29. #define GPTPR __REG(TIMER_BASE + 0x4) /* Prescaler register */
  30. #define GPTSR __REG(TIMER_BASE + 0x8) /* Status register */
  31. #define GPTCNT __REG(TIMER_BASE + 0x24) /* Counter register */
  32. /* General purpose timers bitfields */
  33. #define GPTCR_SWR (1 << 15) /* Software reset */
  34. #define GPTCR_FRR (1 << 9) /* Freerun / restart */
  35. #define GPTCR_CLKSOURCE_32 (4 << 6) /* Clock source */
  36. #define GPTCR_TEN 1 /* Timer enable */
  37. DECLARE_GLOBAL_DATA_PTR;
  38. /* "time" is measured in 1 / CONFIG_SYS_HZ seconds, "tick" is internal timer period */
  39. #ifdef CONFIG_MX31_TIMER_HIGH_PRECISION
  40. /* ~0.4% error - measured with stop-watch on 100s boot-delay */
  41. static inline unsigned long long tick_to_time(unsigned long long tick)
  42. {
  43. tick *= CONFIG_SYS_HZ;
  44. do_div(tick, CONFIG_MX31_CLK32);
  45. return tick;
  46. }
  47. static inline unsigned long long time_to_tick(unsigned long long time)
  48. {
  49. time *= CONFIG_MX31_CLK32;
  50. do_div(time, CONFIG_SYS_HZ);
  51. return time;
  52. }
  53. static inline unsigned long long us_to_tick(unsigned long long us)
  54. {
  55. us = us * CONFIG_MX31_CLK32 + 999999;
  56. do_div(us, 1000000);
  57. return us;
  58. }
  59. #else
  60. /* ~2% error */
  61. #define TICK_PER_TIME ((CONFIG_MX31_CLK32 + CONFIG_SYS_HZ / 2) / CONFIG_SYS_HZ)
  62. #define US_PER_TICK (1000000 / CONFIG_MX31_CLK32)
  63. static inline unsigned long long tick_to_time(unsigned long long tick)
  64. {
  65. do_div(tick, TICK_PER_TIME);
  66. return tick;
  67. }
  68. static inline unsigned long long time_to_tick(unsigned long long time)
  69. {
  70. return time * TICK_PER_TIME;
  71. }
  72. static inline unsigned long long us_to_tick(unsigned long long us)
  73. {
  74. us += US_PER_TICK - 1;
  75. do_div(us, US_PER_TICK);
  76. return us;
  77. }
  78. #endif
  79. /* The 32768Hz 32-bit timer overruns in 131072 seconds */
  80. int timer_init (void)
  81. {
  82. int i;
  83. /* setup GP Timer 1 */
  84. GPTCR = GPTCR_SWR;
  85. for (i = 0; i < 100; i++)
  86. GPTCR = 0; /* We have no udelay by now */
  87. GPTPR = 0; /* 32Khz */
  88. /* Freerun Mode, PERCLK1 input */
  89. GPTCR |= GPTCR_CLKSOURCE_32 | GPTCR_TEN;
  90. return 0;
  91. }
  92. void reset_timer_masked (void)
  93. {
  94. /* reset time */
  95. gd->lastinc = GPTCNT; /* capture current incrementer value time */
  96. gd->tbl = 0; /* start "advancing" time stamp from 0 */
  97. }
  98. void reset_timer(void)
  99. {
  100. reset_timer_masked();
  101. }
  102. unsigned long long get_ticks (void)
  103. {
  104. ulong now = GPTCNT; /* current tick value */
  105. if (now >= gd->lastinc) /* normal mode (non roll) */
  106. /* move stamp forward with absolut diff ticks */
  107. gd->tbl += (now - gd->lastinc);
  108. else /* we have rollover of incrementer */
  109. gd->tbl += (0xFFFFFFFF - gd->lastinc) + now;
  110. gd->lastinc = now;
  111. return gd->tbl;
  112. }
  113. ulong get_timer_masked (void)
  114. {
  115. /*
  116. * get_ticks() returns a long long (64 bit), it wraps in
  117. * 2^64 / CONFIG_MX31_CLK32 = 2^64 / 2^15 = 2^49 ~ 5 * 10^14 (s) ~
  118. * 5 * 10^9 days... and get_ticks() * CONFIG_SYS_HZ wraps in
  119. * 5 * 10^6 days - long enough.
  120. */
  121. return tick_to_time(get_ticks());
  122. }
  123. ulong get_timer (ulong base)
  124. {
  125. return get_timer_masked () - base;
  126. }
  127. void set_timer (ulong t)
  128. {
  129. gd->tbl = time_to_tick(t);
  130. }
  131. /* delay x useconds AND preserve advance timestamp value */
  132. void __udelay (unsigned long usec)
  133. {
  134. unsigned long long tmp;
  135. ulong tmo;
  136. tmo = us_to_tick(usec);
  137. tmp = get_ticks() + tmo; /* get current timestamp */
  138. while (get_ticks() < tmp) /* loop till event */
  139. /*NOP*/;
  140. }
  141. void reset_cpu (ulong addr)
  142. {
  143. __REG16(WDOG_BASE) = 4;
  144. }