actux2.c 3.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138
  1. /*
  2. * (C) Copyright 2007
  3. * Michael Schwingen, michael@schwingen.org
  4. *
  5. * (C) Copyright 2006
  6. * Stefan Roese, DENX Software Engineering, sr@denx.de.
  7. *
  8. * (C) Copyright 2002
  9. * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
  10. *
  11. * (C) Copyright 2002
  12. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  13. * Marius Groeger <mgroeger@sysgo.de>
  14. *
  15. * See file CREDITS for list of people who contributed to this
  16. * project.
  17. *
  18. * This program is free software; you can redistribute it and/or
  19. * modify it under the terms of the GNU General Public License as
  20. * published by the Free Software Foundation; either version 2 of
  21. * the License, or (at your option) any later version.
  22. *
  23. * This program is distributed in the hope that it will be useful,
  24. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  25. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  26. * GNU General Public License for more details.
  27. *
  28. * You should have received a copy of the GNU General Public License
  29. * along with this program; if not, write to the Free Software
  30. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  31. * MA 02111-1307 USA
  32. */
  33. #include <common.h>
  34. #include <command.h>
  35. #include <malloc.h>
  36. #include <asm/arch/ixp425.h>
  37. #include <asm/io.h>
  38. #include <miiphy.h>
  39. #include "actux2_hw.h"
  40. DECLARE_GLOBAL_DATA_PTR;
  41. int board_early_init_f(void)
  42. {
  43. /* CS1: IPAC-X */
  44. writel(0x94d10013, IXP425_EXP_CS1);
  45. /* CS5: Debug port */
  46. writel(0x9d520003, IXP425_EXP_CS5);
  47. /* CS6: HW release register */
  48. writel(0x81860001, IXP425_EXP_CS6);
  49. /* CS7: LEDs */
  50. writel(0x80900003, IXP425_EXP_CS7);
  51. return 0;
  52. }
  53. int board_init(void)
  54. {
  55. /* adress of boot parameters */
  56. gd->bd->bi_boot_params = 0x00000100;
  57. GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_IORST);
  58. GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_ETHRST);
  59. GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_DSR);
  60. GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_DCD);
  61. GPIO_OUTPUT_CLEAR(CONFIG_SYS_GPIO_IORST);
  62. GPIO_OUTPUT_CLEAR(CONFIG_SYS_GPIO_ETHRST);
  63. GPIO_OUTPUT_CLEAR(CONFIG_SYS_GPIO_DSR);
  64. GPIO_OUTPUT_SET(CONFIG_SYS_GPIO_DCD);
  65. /* Setup GPIOs for Interrupt inputs */
  66. GPIO_OUTPUT_DISABLE(CONFIG_SYS_GPIO_DBGINT);
  67. GPIO_OUTPUT_DISABLE(CONFIG_SYS_GPIO_ETHINT);
  68. /* Setup GPIOs for 33MHz clock output */
  69. GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_PCI_CLK);
  70. GPIO_OUTPUT_ENABLE(CONFIG_SYS_GPIO_EXTBUS_CLK);
  71. writel(0x011001FF, IXP425_GPIO_GPCLKR);
  72. udelay(533);
  73. GPIO_OUTPUT_SET(CONFIG_SYS_GPIO_IORST);
  74. GPIO_OUTPUT_SET(CONFIG_SYS_GPIO_ETHRST);
  75. ACTUX2_LED1(1);
  76. ACTUX2_LED2(0);
  77. ACTUX2_LED3(0);
  78. ACTUX2_LED4(0);
  79. return 0;
  80. }
  81. /*
  82. * Check Board Identity
  83. */
  84. int checkboard(void)
  85. {
  86. char buf[64];
  87. int i = getenv_f("serial#", buf, sizeof(buf));
  88. puts("Board: AcTux-2 rev.");
  89. putc(ACTUX2_BOARDREL + 'A' - 1);
  90. if (i > 0) {
  91. puts(", serial# ");
  92. puts(buf);
  93. }
  94. putc('\n');
  95. return 0;
  96. }
  97. int dram_init(void)
  98. {
  99. gd->ram_size = get_ram_size(CONFIG_SYS_SDRAM_BASE, 128<<20);
  100. return 0;
  101. }
  102. /*************************************************************************
  103. * get_board_rev() - setup to pass kernel board revision information
  104. * 0 = reserved
  105. * 1 = Rev. A
  106. * 2 = Rev. B
  107. *************************************************************************/
  108. u32 get_board_rev(void)
  109. {
  110. return ACTUX2_BOARDREL;
  111. }
  112. void reset_phy(void)
  113. {
  114. /* init IcPlus IP175C ethernet switch to native IP175C mode */
  115. miiphy_write("NPE0", 29, 31, 0x175C);
  116. }