nhk8815.c 2.5 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091
  1. /*
  2. * (C) Copyright 2005
  3. * STMicrolelctronics, <www.st.com>
  4. *
  5. * (C) Copyright 2004
  6. * ARM Ltd.
  7. * Philippe Robin, <philippe.robin@arm.com>
  8. *
  9. * See file CREDITS for list of people who contributed to this
  10. * project.
  11. *
  12. * This program is free software; you can redistribute it and/or
  13. * modify it under the terms of the GNU General Public License as
  14. * published by the Free Software Foundation; either version 2 of
  15. * the License, or (at your option) any later version.
  16. *
  17. * This program is distributed in the hope that it will be useful,
  18. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. * GNU General Public License for more details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  25. * MA 02111-1307 USA
  26. */
  27. #include <common.h>
  28. #include <asm/io.h>
  29. #include <asm/arch/gpio.h>
  30. DECLARE_GLOBAL_DATA_PTR;
  31. #ifdef CONFIG_SHOW_BOOT_PROGRESS
  32. void show_boot_progress(int progress)
  33. {
  34. printf("%i\n", progress);
  35. }
  36. #endif
  37. /*
  38. * Miscellaneous platform dependent initialisations
  39. */
  40. int board_init(void)
  41. {
  42. gd->bd->bi_arch_number = MACH_TYPE_NOMADIK;
  43. gd->bd->bi_boot_params = 0x00000100;
  44. writel(0xC37800F0, NOMADIK_GPIO1_BASE + 0x20);
  45. writel(0x00000000, NOMADIK_GPIO1_BASE + 0x24);
  46. writel(0x00000000, NOMADIK_GPIO1_BASE + 0x28);
  47. writel(readl(NOMADIK_SRC_BASE) | 0x8000, NOMADIK_SRC_BASE);
  48. /* Set up SMCS1 for Ethernet: sram-like, enabled, timing values */
  49. writel(0x0000305b, REG_FSMC_BCR1);
  50. writel(0x00033f33, REG_FSMC_BTR1);
  51. /* Set up SMCS0 for OneNand: sram-like once again */
  52. writel(0x000030db, NOMADIK_FSMC_BASE + 0x00); /* FSMC_BCR0 */
  53. writel(0x02100551, NOMADIK_FSMC_BASE + 0x04); /* FSMC_BTR0 */
  54. icache_enable();
  55. return 0;
  56. }
  57. int board_late_init(void)
  58. {
  59. /* Set the two I2C gpio lines to be gpio high */
  60. nmk_gpio_set(__SCL, 1); nmk_gpio_set(__SDA, 1);
  61. nmk_gpio_dir(__SCL, 1); nmk_gpio_dir(__SDA, 1);
  62. nmk_gpio_af(__SCL, GPIO_GPIO); nmk_gpio_af(__SDA, GPIO_GPIO);
  63. /* Reset the I2C port expander, on GPIO77 */
  64. nmk_gpio_af(77, GPIO_GPIO);
  65. nmk_gpio_dir(77, 1);
  66. nmk_gpio_set(77, 0);
  67. udelay(10);
  68. nmk_gpio_set(77, 1);
  69. return 0;
  70. }
  71. int dram_init(void)
  72. {
  73. /* set dram bank start addr and size */
  74. gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
  75. gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
  76. gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
  77. gd->bd->bi_dram[1].size = PHYS_SDRAM_2_SIZE;
  78. return 0;
  79. }