system.c 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970
  1. /*
  2. * Copyright (C) 2012 Samsung Electronics
  3. * Donghwa Lee <dh09.lee@samsung.com>
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <common.h>
  24. #include <asm/io.h>
  25. #include <asm/arch/system.h>
  26. static void exynos5_set_usbhost_mode(unsigned int mode)
  27. {
  28. struct exynos5_sysreg *sysreg =
  29. (struct exynos5_sysreg *)samsung_get_base_sysreg();
  30. unsigned int phy_cfg;
  31. /* Setting USB20PHY_CONFIG register to USB 2.0 HOST link */
  32. if (mode == USB20_PHY_CFG_HOST_LINK_EN) {
  33. setbits_le32(&sysreg->usb20phy_cfg,
  34. USB20_PHY_CFG_HOST_LINK_EN);
  35. } else {
  36. clrbits_le32(&sysreg->usb20phy_cfg,
  37. USB20_PHY_CFG_HOST_LINK_EN);
  38. }
  39. }
  40. void set_usbhost_mode(unsigned int mode)
  41. {
  42. if (cpu_is_exynos5())
  43. exynos5_set_usbhost_mode(mode);
  44. }
  45. static void exynos4_set_system_display(void)
  46. {
  47. struct exynos4_sysreg *sysreg =
  48. (struct exynos4_sysreg *)samsung_get_base_sysreg();
  49. unsigned int cfg = 0;
  50. /*
  51. * system register path set
  52. * 0: MIE/MDNIE
  53. * 1: FIMD Bypass
  54. */
  55. cfg = readl(&sysreg->display_ctrl);
  56. cfg |= (1 << 1);
  57. writel(cfg, &sysreg->display_ctrl);
  58. }
  59. void set_system_display_ctrl(void)
  60. {
  61. if (cpu_is_exynos4())
  62. exynos4_set_system_display();
  63. }