timer.c 4.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170
  1. /*
  2. * (C) Copyright 2007
  3. * Sascha Hauer, Pengutronix
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <common.h>
  24. #include <asm/arch/mx31-regs.h>
  25. #include <div64.h>
  26. #define TIMER_BASE 0x53f90000 /* General purpose timer 1 */
  27. /* General purpose timers registers */
  28. #define GPTCR __REG(TIMER_BASE) /* Control register */
  29. #define GPTPR __REG(TIMER_BASE + 0x4) /* Prescaler register */
  30. #define GPTSR __REG(TIMER_BASE + 0x8) /* Status register */
  31. #define GPTCNT __REG(TIMER_BASE + 0x24) /* Counter register */
  32. /* General purpose timers bitfields */
  33. #define GPTCR_SWR (1 << 15) /* Software reset */
  34. #define GPTCR_FRR (1 << 9) /* Freerun / restart */
  35. #define GPTCR_CLKSOURCE_32 (4 << 6) /* Clock source */
  36. #define GPTCR_TEN 1 /* Timer enable */
  37. static ulong timestamp;
  38. static ulong lastinc;
  39. /* "time" is measured in 1 / CONFIG_SYS_HZ seconds, "tick" is internal timer period */
  40. #ifdef CONFIG_MX31_TIMER_HIGH_PRECISION
  41. /* ~0.4% error - measured with stop-watch on 100s boot-delay */
  42. static inline unsigned long long tick_to_time(unsigned long long tick)
  43. {
  44. tick *= CONFIG_SYS_HZ;
  45. do_div(tick, CONFIG_MX31_CLK32);
  46. return tick;
  47. }
  48. static inline unsigned long long time_to_tick(unsigned long long time)
  49. {
  50. time *= CONFIG_MX31_CLK32;
  51. do_div(time, CONFIG_SYS_HZ);
  52. return time;
  53. }
  54. static inline unsigned long long us_to_tick(unsigned long long us)
  55. {
  56. us = us * CONFIG_MX31_CLK32 + 999999;
  57. do_div(us, 1000000);
  58. return us;
  59. }
  60. #else
  61. /* ~2% error */
  62. #define TICK_PER_TIME ((CONFIG_MX31_CLK32 + CONFIG_SYS_HZ / 2) / CONFIG_SYS_HZ)
  63. #define US_PER_TICK (1000000 / CONFIG_MX31_CLK32)
  64. static inline unsigned long long tick_to_time(unsigned long long tick)
  65. {
  66. do_div(tick, TICK_PER_TIME);
  67. return tick;
  68. }
  69. static inline unsigned long long time_to_tick(unsigned long long time)
  70. {
  71. return time * TICK_PER_TIME;
  72. }
  73. static inline unsigned long long us_to_tick(unsigned long long us)
  74. {
  75. us += US_PER_TICK - 1;
  76. do_div(us, US_PER_TICK);
  77. return us;
  78. }
  79. #endif
  80. /* The 32768Hz 32-bit timer overruns in 131072 seconds */
  81. int timer_init (void)
  82. {
  83. int i;
  84. /* setup GP Timer 1 */
  85. GPTCR = GPTCR_SWR;
  86. for (i = 0; i < 100; i++)
  87. GPTCR = 0; /* We have no udelay by now */
  88. GPTPR = 0; /* 32Khz */
  89. /* Freerun Mode, PERCLK1 input */
  90. GPTCR |= GPTCR_CLKSOURCE_32 | GPTCR_TEN;
  91. return 0;
  92. }
  93. void reset_timer_masked (void)
  94. {
  95. /* reset time */
  96. lastinc = GPTCNT; /* capture current incrementer value time */
  97. timestamp = 0; /* start "advancing" time stamp from 0 */
  98. }
  99. void reset_timer(void)
  100. {
  101. reset_timer_masked();
  102. }
  103. unsigned long long get_ticks (void)
  104. {
  105. ulong now = GPTCNT; /* current tick value */
  106. if (now >= lastinc) /* normal mode (non roll) */
  107. /* move stamp forward with absolut diff ticks */
  108. timestamp += (now - lastinc);
  109. else /* we have rollover of incrementer */
  110. timestamp += (0xFFFFFFFF - lastinc) + now;
  111. lastinc = now;
  112. return timestamp;
  113. }
  114. ulong get_timer_masked (void)
  115. {
  116. /*
  117. * get_ticks() returns a long long (64 bit), it wraps in
  118. * 2^64 / CONFIG_MX31_CLK32 = 2^64 / 2^15 = 2^49 ~ 5 * 10^14 (s) ~
  119. * 5 * 10^9 days... and get_ticks() * CONFIG_SYS_HZ wraps in
  120. * 5 * 10^6 days - long enough.
  121. */
  122. return tick_to_time(get_ticks());
  123. }
  124. ulong get_timer (ulong base)
  125. {
  126. return get_timer_masked () - base;
  127. }
  128. void set_timer (ulong t)
  129. {
  130. timestamp = time_to_tick(t);
  131. }
  132. /* delay x useconds AND perserve advance timstamp value */
  133. void udelay (unsigned long usec)
  134. {
  135. unsigned long long tmp;
  136. ulong tmo;
  137. tmo = us_to_tick(usec);
  138. tmp = get_ticks() + tmo; /* get current timestamp */
  139. while (get_ticks() < tmp) /* loop till event */
  140. /*NOP*/;
  141. }
  142. void reset_cpu (ulong addr)
  143. {
  144. __REG16(WDOG_BASE) = 4;
  145. }