pmu.c 2.1 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970
  1. /*
  2. * Copyright (c) 2011 The Chromium OS Authors.
  3. * (C) Copyright 2010,2011 NVIDIA Corporation <www.nvidia.com>
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <common.h>
  24. #include <tps6586x.h>
  25. #include <asm/io.h>
  26. #include <asm/arch/tegra.h>
  27. #include <asm/arch-tegra/ap.h>
  28. #include <asm/arch-tegra/tegra_i2c.h>
  29. #include <asm/arch-tegra/sys_proto.h>
  30. #define VDD_CORE_NOMINAL_T25 0x17 /* 1.3v */
  31. #define VDD_CPU_NOMINAL_T25 0x10 /* 1.125v */
  32. #define VDD_CORE_NOMINAL_T20 0x16 /* 1.275v */
  33. #define VDD_CPU_NOMINAL_T20 0x0f /* 1.1v */
  34. #define VDD_RELATION 0x02 /* 50mv */
  35. #define VDD_TRANSITION_STEP 0x06 /* 150mv */
  36. #define VDD_TRANSITION_RATE 0x06 /* 3.52mv/us */
  37. int pmu_set_nominal(void)
  38. {
  39. int core, cpu, bus;
  40. /* by default, the table has been filled with T25 settings */
  41. switch (tegra_get_chip_type()) {
  42. case TEGRA_SOC_T20:
  43. core = VDD_CORE_NOMINAL_T20;
  44. cpu = VDD_CPU_NOMINAL_T20;
  45. break;
  46. case TEGRA_SOC_T25:
  47. core = VDD_CORE_NOMINAL_T25;
  48. cpu = VDD_CPU_NOMINAL_T25;
  49. break;
  50. default:
  51. debug("%s: Unknown chip type\n", __func__);
  52. return -1;
  53. }
  54. bus = tegra_i2c_get_dvc_bus_num();
  55. if (bus == -1) {
  56. debug("%s: Cannot find DVC I2C bus\n", __func__);
  57. return -1;
  58. }
  59. tps6586x_init(bus);
  60. tps6586x_set_pwm_mode(TPS6586X_PWM_SM1);
  61. return tps6586x_adjust_sm0_sm1(core, cpu, VDD_TRANSITION_STEP,
  62. VDD_TRANSITION_RATE, VDD_RELATION);
  63. }