lowlevel_init.S 2.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889
  1. /*
  2. * Board specific setup info
  3. *
  4. * (C) Copyright 2010
  5. * Texas Instruments, <www.ti.com>
  6. *
  7. * Author :
  8. * Aneesh V <aneesh@ti.com>
  9. *
  10. * See file CREDITS for list of people who contributed to this
  11. * project.
  12. *
  13. * This program is free software; you can redistribute it and/or
  14. * modify it under the terms of the GNU General Public License as
  15. * published by the Free Software Foundation; either version 2 of
  16. * the License, or (at your option) any later version.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  26. * MA 02111-1307 USA
  27. */
  28. #include <asm/arch/omap.h>
  29. #include <asm/arch/spl.h>
  30. #include <linux/linkage.h>
  31. ENTRY(save_boot_params)
  32. /*
  33. * See if the rom code passed pointer is valid:
  34. * It is not valid if it is not in non-secure SRAM
  35. * This may happen if you are booting with the help of
  36. * debugger
  37. */
  38. ldr r2, =NON_SECURE_SRAM_START
  39. cmp r2, r0
  40. bgt 1f
  41. ldr r2, =NON_SECURE_SRAM_END
  42. cmp r2, r0
  43. blt 1f
  44. /*
  45. * store the boot params passed from rom code or saved
  46. * and passed by SPL
  47. */
  48. cmp r0, #0
  49. beq 1f
  50. ldr r1, =boot_params
  51. str r0, [r1]
  52. #ifdef CONFIG_SPL_BUILD
  53. /* Store the boot device in spl_boot_device */
  54. ldrb r2, [r0, #BOOT_DEVICE_OFFSET] @ r1 <- value of boot device
  55. and r2, #BOOT_DEVICE_MASK
  56. ldr r3, =boot_params
  57. strb r2, [r3, #BOOT_DEVICE_OFFSET] @ spl_boot_device <- r1
  58. /* boot mode is passed only for devices that can raw/fat mode */
  59. cmp r2, #BOOT_DEVICE_XIP
  60. blt 2f
  61. cmp r2, #BOOT_DEVICE_MMC2
  62. bgt 2f
  63. /* Store the boot mode (raw/FAT) in omap_bootmode */
  64. ldr r2, [r0, #DEV_DESC_PTR_OFFSET] @ get the device descriptor ptr
  65. ldr r2, [r2, #DEV_DATA_PTR_OFFSET] @ get the pDeviceData ptr
  66. ldr r2, [r2, #BOOT_MODE_OFFSET] @ get the boot mode
  67. ldr r3, =omap_bootmode
  68. str r2, [r3]
  69. #endif
  70. 2:
  71. ldrb r2, [r0, #CH_FLAGS_OFFSET]
  72. ldr r3, =boot_params
  73. strb r2, [r3, #CH_FLAGS_OFFSET]
  74. 1:
  75. bx lr
  76. ENDPROC(save_boot_params)
  77. ENTRY(set_pl310_ctrl_reg)
  78. PUSH {r4-r11, lr} @ save registers - ROM code may pollute
  79. @ our registers
  80. LDR r12, =0x102 @ Set PL310 control register - value in R0
  81. .word 0xe1600070 @ SMC #0 - hand assembled because -march=armv5
  82. @ call ROM Code API to set control register
  83. POP {r4-r11, pc}
  84. ENDPROC(set_pl310_ctrl_reg)