tegra20-tec.dts 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788
  1. /dts-v1/;
  2. #include "tegra20-tamonten.dtsi"
  3. / {
  4. model = "Avionic Design Tamonten Evaluation Carrier";
  5. compatible = "ad,tec", "nvidia,tegra20";
  6. aliases {
  7. usb0 = "/usb@c5008000";
  8. sdhci0 = "/sdhci@c8000600";
  9. };
  10. memory {
  11. reg = <0x00000000 0x20000000>;
  12. };
  13. host1x {
  14. status = "okay";
  15. dc@54200000 {
  16. status = "okay";
  17. rgb {
  18. nvidia,panel = <&lcd_panel>;
  19. status = "okay";
  20. };
  21. };
  22. };
  23. serial@70006300 {
  24. clock-frequency = <216000000>;
  25. };
  26. nand-controller@70008000 {
  27. nvidia,wp-gpios = <&gpio 23 0>; /* PC7 */
  28. nvidia,width = <8>;
  29. nvidia,timing = <26 100 20 80 20 10 12 10 70>;
  30. nand@0 {
  31. reg = <0>;
  32. compatible = "hynix,hy27uf4g2b", "nand-flash";
  33. };
  34. };
  35. i2c@7000c000 {
  36. status = "disabled";
  37. };
  38. i2c@7000c400 {
  39. status = "disabled";
  40. };
  41. i2c@7000c500 {
  42. status = "disabled";
  43. };
  44. i2c@7000d000 {
  45. status = "disabled";
  46. };
  47. usb@c5000000 {
  48. status = "disabled";
  49. };
  50. usb@c5004000 {
  51. status = "disabled";
  52. };
  53. lcd_panel: panel {
  54. clock = <33260000>;
  55. xres = <800>;
  56. yres = <480>;
  57. left-margin = <120>;
  58. right-margin = <120>;
  59. hsync-len = <16>;
  60. lower-margin = <15>;
  61. upper-margin = <15>;
  62. vsync-len = <15>;
  63. nvidia,bits-per-pixel = <16>;
  64. nvidia,pwm = <&pwm 0 500000>;
  65. nvidia,backlight-enable-gpios = <&gpio 13 0>; /* PB5 */
  66. nvidia,backlight-vdd-gpios = <&gpio 176 0>; /* PW0 */
  67. nvidia,lvds-shutdown-gpios = <&gpio 10 0>; /* PB2 */
  68. nvidia,panel-timings = <0 0 0 0>;
  69. };
  70. };