usb.c 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889
  1. /*
  2. * (C) Copyright 2006
  3. * Markus Klotzbuecher, DENX Software Engineering <mk@denx.de>
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #include <common.h>
  24. #if defined(CONFIG_USB_OHCI_NEW) && defined(CFG_USB_OHCI_CPU_INIT)
  25. # if defined(CONFIG_CPU_MONAHANS) || defined(CONFIG_PXA27X)
  26. #include <asm/arch/pxa-regs.h>
  27. int usb_cpu_init()
  28. {
  29. #if defined(CONFIG_CPU_MONAHANS)
  30. /* Enable USB host clock. */
  31. CKENA |= (CKENA_2_USBHOST | CKENA_20_UDC);
  32. udelay(100);
  33. #endif
  34. #if defined(CONFIG_PXA27X)
  35. /* Enable USB host clock. */
  36. CKEN |= CKEN10_USBHOST;
  37. #endif
  38. /* Configure Port 2 for Host (USB Client Registers) */
  39. UP2OCR = 0x3000c;
  40. #if 0
  41. GPIO2_2 = 0x801; /* USBHPEN - Alt. Fkt. 1 */
  42. GPIO3_2 = 0x801; /* USBHPWR - Alt. Fkt. 1 */
  43. #endif
  44. UHCHR |= UHCHR_FHR;
  45. wait_ms(11);
  46. UHCHR &= ~UHCHR_FHR;
  47. UHCHR |= UHCHR_FSBIR;
  48. while (UHCHR & UHCHR_FSBIR)
  49. udelay(1);
  50. #if 0
  51. UHCHR |= UHCHR_PCPL; /* USBHPEN is active low */
  52. UHCHR |= UHCHR_PSPL; /* USBHPWR is active low */
  53. #endif
  54. #if defined(CONFIG_CPU_MONAHANS)
  55. UHCHR &= ~UHCHR_SSEP0;
  56. #endif
  57. #if defined(CONFIG_PXA27X)
  58. UHCHR &= ~UHCHR_SSEP2;
  59. #endif
  60. UHCHR &= ~UHCHR_SSEP1;
  61. UHCHR &= ~UHCHR_SSE;
  62. return 0;
  63. }
  64. int usb_cpu_stop()
  65. {
  66. /* may not want to do this */
  67. /* CKENA &= ~(CKENA_2_USBHOST | CKENA_20_UDC); */
  68. return 0;
  69. }
  70. int usb_cpu_init_fail()
  71. {
  72. return 0;
  73. }
  74. # endif /* defined(CONFIG_CPU_MONAHANS) || defined(CONFIG_PXA27X) */
  75. #endif /* defined(CONFIG_USB_OHCI) && defined(CFG_USB_OHCI_CPU_INIT) */