interrupts.c 5.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241
  1. /*
  2. * (C) Copyright 2002
  3. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  4. * Marius Groeger <mgroeger@sysgo.de>
  5. *
  6. * (C) Copyright 2002
  7. * Sysgo Real-Time Solutions, GmbH <www.elinos.com>
  8. * Alex Zuepke <azu@sysgo.de>
  9. *
  10. * See file CREDITS for list of people who contributed to this
  11. * project.
  12. *
  13. * This program is free software; you can redistribute it and/or
  14. * modify it under the terms of the GNU General Public License as
  15. * published by the Free Software Foundation; either version 2 of
  16. * the License, or (at your option) any later version.
  17. *
  18. * This program is distributed in the hope that it will be useful,
  19. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  20. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  21. * GNU General Public License for more details.
  22. *
  23. * You should have received a copy of the GNU General Public License
  24. * along with this program; if not, write to the Free Software
  25. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  26. * MA 02111-1307 USA
  27. */
  28. #include <common.h>
  29. #include <SA-1100.h>
  30. #include <asm/proc-armv/ptrace.h>
  31. extern void reset_cpu (ulong addr);
  32. #ifdef CONFIG_USE_IRQ
  33. /* enable IRQ/FIQ interrupts */
  34. void enable_interrupts (void)
  35. {
  36. unsigned long temp;
  37. __asm__ __volatile__ ("mrs %0, cpsr\n"
  38. "bic %0, %0, #0x80\n"
  39. "msr cpsr_c, %0"
  40. : "=r" (temp)
  41. :
  42. : "memory");
  43. }
  44. /*
  45. * disable IRQ/FIQ interrupts
  46. * returns true if interrupts had been enabled before we disabled them
  47. */
  48. int disable_interrupts (void)
  49. {
  50. unsigned long old, temp;
  51. __asm__ __volatile__ ("mrs %0, cpsr\n"
  52. "orr %1, %0, #0x80\n"
  53. "msr cpsr_c, %1"
  54. : "=r" (old), "=r" (temp)
  55. :
  56. : "memory");
  57. return (old & 0x80) == 0;
  58. }
  59. #else
  60. void enable_interrupts (void)
  61. {
  62. return;
  63. }
  64. int disable_interrupts (void)
  65. {
  66. return 0;
  67. }
  68. #endif
  69. void bad_mode (void)
  70. {
  71. panic ("Resetting CPU ...\n");
  72. reset_cpu (0);
  73. }
  74. void show_regs (struct pt_regs *regs)
  75. {
  76. unsigned long flags;
  77. const char *processor_modes[] = {
  78. "USER_26", "FIQ_26", "IRQ_26", "SVC_26",
  79. "UK4_26", "UK5_26", "UK6_26", "UK7_26",
  80. "UK8_26", "UK9_26", "UK10_26", "UK11_26",
  81. "UK12_26", "UK13_26", "UK14_26", "UK15_26",
  82. "USER_32", "FIQ_32", "IRQ_32", "SVC_32",
  83. "UK4_32", "UK5_32", "UK6_32", "ABT_32",
  84. "UK8_32", "UK9_32", "UK10_32", "UND_32",
  85. "UK12_32", "UK13_32", "UK14_32", "SYS_32"
  86. };
  87. flags = condition_codes (regs);
  88. printf ("pc : [<%08lx>] lr : [<%08lx>]\n"
  89. "sp : %08lx ip : %08lx fp : %08lx\n",
  90. instruction_pointer (regs),
  91. regs->ARM_lr, regs->ARM_sp, regs->ARM_ip, regs->ARM_fp);
  92. printf ("r10: %08lx r9 : %08lx r8 : %08lx\n",
  93. regs->ARM_r10, regs->ARM_r9, regs->ARM_r8);
  94. printf ("r7 : %08lx r6 : %08lx r5 : %08lx r4 : %08lx\n",
  95. regs->ARM_r7, regs->ARM_r6, regs->ARM_r5, regs->ARM_r4);
  96. printf ("r3 : %08lx r2 : %08lx r1 : %08lx r0 : %08lx\n",
  97. regs->ARM_r3, regs->ARM_r2, regs->ARM_r1, regs->ARM_r0);
  98. printf ("Flags: %c%c%c%c",
  99. flags & CC_N_BIT ? 'N' : 'n',
  100. flags & CC_Z_BIT ? 'Z' : 'z',
  101. flags & CC_C_BIT ? 'C' : 'c', flags & CC_V_BIT ? 'V' : 'v');
  102. printf (" IRQs %s FIQs %s Mode %s%s\n",
  103. interrupts_enabled (regs) ? "on" : "off",
  104. fast_interrupts_enabled (regs) ? "on" : "off",
  105. processor_modes[processor_mode (regs)],
  106. thumb_mode (regs) ? " (T)" : "");
  107. }
  108. void do_undefined_instruction (struct pt_regs *pt_regs)
  109. {
  110. printf ("undefined instruction\n");
  111. show_regs (pt_regs);
  112. bad_mode ();
  113. }
  114. void do_software_interrupt (struct pt_regs *pt_regs)
  115. {
  116. printf ("software interrupt\n");
  117. show_regs (pt_regs);
  118. bad_mode ();
  119. }
  120. void do_prefetch_abort (struct pt_regs *pt_regs)
  121. {
  122. printf ("prefetch abort\n");
  123. show_regs (pt_regs);
  124. bad_mode ();
  125. }
  126. void do_data_abort (struct pt_regs *pt_regs)
  127. {
  128. printf ("data abort\n");
  129. show_regs (pt_regs);
  130. bad_mode ();
  131. }
  132. void do_not_used (struct pt_regs *pt_regs)
  133. {
  134. printf ("not used\n");
  135. show_regs (pt_regs);
  136. bad_mode ();
  137. }
  138. void do_fiq (struct pt_regs *pt_regs)
  139. {
  140. printf ("fast interrupt request\n");
  141. show_regs (pt_regs);
  142. bad_mode ();
  143. }
  144. void do_irq (struct pt_regs *pt_regs)
  145. {
  146. printf ("interrupt request\n");
  147. show_regs (pt_regs);
  148. bad_mode ();
  149. }
  150. int interrupt_init (void)
  151. {
  152. /* nothing happens here - we don't setup any IRQs */
  153. return (0);
  154. }
  155. void reset_timer (void)
  156. {
  157. reset_timer_masked ();
  158. }
  159. ulong get_timer (ulong base)
  160. {
  161. return get_timer_masked ();
  162. }
  163. void set_timer (ulong t)
  164. {
  165. /* nop */
  166. }
  167. void udelay (unsigned long usec)
  168. {
  169. udelay_masked (usec);
  170. }
  171. void reset_timer_masked (void)
  172. {
  173. OSCR = 0;
  174. }
  175. ulong get_timer_masked (void)
  176. {
  177. return OSCR;
  178. }
  179. void udelay_masked (unsigned long usec)
  180. {
  181. ulong tmo;
  182. tmo = usec / 1000;
  183. tmo *= CFG_HZ;
  184. tmo /= 1000;
  185. reset_timer_masked ();
  186. while (tmo >= get_timer_masked ())
  187. /*NOP*/;
  188. }
  189. /*
  190. * This function is derived from PowerPC code (read timebase as long long).
  191. * On ARM it just returns the timer value.
  192. */
  193. unsigned long long get_ticks(void)
  194. {
  195. return get_timer(0);
  196. }
  197. /*
  198. * This function is derived from PowerPC code (timebase clock frequency).
  199. * On ARM it returns the number of timer ticks per second.
  200. */
  201. ulong get_tbclk (void)
  202. {
  203. ulong tbclk;
  204. tbclk = CFG_HZ;
  205. return tbclk;
  206. }