afeb9260.c 4.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183
  1. /*
  2. * (C) Copyright 2007-2008
  3. * Stelian Pop <stelian.pop@leadtechdesign.com>
  4. * Lead Tech Design <www.leadtechdesign.com>
  5. * (C) Copyright 2008 Sergey Lapin <slapin@ossfans.org>
  6. *
  7. * See file CREDITS for list of people who contributed to this
  8. * project.
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License as
  12. * published by the Free Software Foundation; either version 2 of
  13. * the License, or (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  23. * MA 02111-1307 USA
  24. */
  25. #include <common.h>
  26. #include <asm/arch/at91sam9260.h>
  27. #include <asm/arch/at91sam9260_matrix.h>
  28. #include <asm/arch/at91sam9_smc.h>
  29. #include <asm/arch/at91_common.h>
  30. #include <asm/arch/at91_pmc.h>
  31. #include <asm/arch/at91_rstc.h>
  32. #include <asm/arch/gpio.h>
  33. #include <asm/arch/io.h>
  34. #include <asm/arch/hardware.h>
  35. #if defined(CONFIG_RESET_PHY_R) && defined(CONFIG_MACB)
  36. #include <netdev.h>
  37. #include <net.h>
  38. #endif
  39. DECLARE_GLOBAL_DATA_PTR;
  40. /* ------------------------------------------------------------------------- */
  41. /*
  42. * Miscelaneous platform dependent initialisations
  43. */
  44. static void afeb9260_nand_hw_init(void)
  45. {
  46. unsigned long csa;
  47. /* Enable CS3 */
  48. csa = at91_sys_read(AT91_MATRIX_EBICSA);
  49. at91_sys_write(AT91_MATRIX_EBICSA,
  50. csa | AT91_MATRIX_CS3A_SMC_SMARTMEDIA);
  51. /* Configure SMC CS3 for NAND/SmartMedia */
  52. at91_sys_write(AT91_SMC_SETUP(3),
  53. AT91_SMC_NWESETUP_(0) | AT91_SMC_NCS_WRSETUP_(0) |
  54. AT91_SMC_NRDSETUP_(0) | AT91_SMC_NCS_RDSETUP_(0));
  55. at91_sys_write(AT91_SMC_PULSE(3),
  56. AT91_SMC_NWEPULSE_(3) | AT91_SMC_NCS_WRPULSE_(3) |
  57. AT91_SMC_NRDPULSE_(3) | AT91_SMC_NCS_RDPULSE_(3));
  58. at91_sys_write(AT91_SMC_CYCLE(3),
  59. AT91_SMC_NWECYCLE_(5) | AT91_SMC_NRDCYCLE_(5));
  60. at91_sys_write(AT91_SMC_MODE(3),
  61. AT91_SMC_READMODE | AT91_SMC_WRITEMODE |
  62. AT91_SMC_EXNWMODE_DISABLE |
  63. AT91_SMC_DBW_8 |
  64. AT91_SMC_TDF_(2));
  65. at91_sys_write(AT91_PMC_PCER, 1 << AT91SAM9260_ID_PIOC);
  66. /* Configure RDY/BSY */
  67. at91_set_gpio_input(CONFIG_SYS_NAND_READY_PIN, 1);
  68. /* Enable NandFlash */
  69. at91_set_gpio_output(CONFIG_SYS_NAND_ENABLE_PIN, 1);
  70. }
  71. #ifdef CONFIG_MACB
  72. static void afeb9260_macb_hw_init(void)
  73. {
  74. /* Enable clock */
  75. at91_sys_write(AT91_PMC_PCER, 1 << AT91SAM9260_ID_EMAC);
  76. /*
  77. * Disable pull-up on:
  78. * RXDV (PA17) => PHY normal mode (not Test mode)
  79. * ERX0 (PA14) => PHY ADDR0
  80. * ERX1 (PA15) => PHY ADDR1
  81. * ERX2 (PA25) => PHY ADDR2
  82. * ERX3 (PA26) => PHY ADDR3
  83. * ECRS (PA28) => PHY ADDR4 => PHYADDR = 0x0
  84. *
  85. * PHY has internal pull-down
  86. */
  87. writel(pin_to_mask(AT91_PIN_PA14) |
  88. pin_to_mask(AT91_PIN_PA15) |
  89. pin_to_mask(AT91_PIN_PA17) |
  90. pin_to_mask(AT91_PIN_PA25) |
  91. pin_to_mask(AT91_PIN_PA26) |
  92. pin_to_mask(AT91_PIN_PA28),
  93. pin_to_controller(AT91_PIN_PA0) + PIO_PUDR);
  94. /* Need to reset PHY -> 500ms reset */
  95. at91_sys_write(AT91_RSTC_MR, AT91_RSTC_KEY |
  96. AT91_RSTC_ERSTL | (0x0D << 8) |
  97. AT91_RSTC_URSTEN);
  98. at91_sys_write(AT91_RSTC_CR, AT91_RSTC_KEY | AT91_RSTC_EXTRST);
  99. /* Wait for end hardware reset */
  100. while (!(at91_sys_read(AT91_RSTC_SR) & AT91_RSTC_NRSTL));
  101. /* Restore NRST value */
  102. at91_sys_write(AT91_RSTC_MR, AT91_RSTC_KEY |
  103. AT91_RSTC_ERSTL | (0x0 << 8) |
  104. AT91_RSTC_URSTEN);
  105. /* Re-enable pull-up */
  106. writel(pin_to_mask(AT91_PIN_PA14) |
  107. pin_to_mask(AT91_PIN_PA15) |
  108. pin_to_mask(AT91_PIN_PA17) |
  109. pin_to_mask(AT91_PIN_PA25) |
  110. pin_to_mask(AT91_PIN_PA26) |
  111. pin_to_mask(AT91_PIN_PA28),
  112. pin_to_controller(AT91_PIN_PA0) + PIO_PUER);
  113. at91_macb_hw_init();
  114. }
  115. #endif
  116. int board_init(void)
  117. {
  118. /* Enable Ctrlc */
  119. console_init_f();
  120. /* arch number of AT91SAM9260EK-Board */
  121. gd->bd->bi_arch_number = MACH_TYPE_AFEB9260;
  122. /* adress of boot parameters */
  123. gd->bd->bi_boot_params = PHYS_SDRAM + 0x100;
  124. at91_serial_hw_init();
  125. #ifdef CONFIG_CMD_NAND
  126. afeb9260_nand_hw_init();
  127. #endif
  128. at91_spi0_hw_init((1 << 0) || (1 << 1));
  129. #ifdef CONFIG_MACB
  130. afeb9260_macb_hw_init();
  131. #endif
  132. return 0;
  133. }
  134. int dram_init(void)
  135. {
  136. gd->bd->bi_dram[0].start = PHYS_SDRAM;
  137. gd->bd->bi_dram[0].size = PHYS_SDRAM_SIZE;
  138. return 0;
  139. }
  140. #ifdef CONFIG_RESET_PHY_R
  141. void reset_phy(void)
  142. {
  143. #ifdef CONFIG_MACB
  144. /*
  145. * Initialize ethernet HW addr prior to starting Linux,
  146. * needed for nfsroot
  147. */
  148. eth_init(gd->bd);
  149. #endif
  150. }
  151. #endif
  152. int board_eth_init(bd_t *bis)
  153. {
  154. int rc = 0;
  155. #ifdef CONFIG_MACB
  156. rc = macb_eth_initialize(0, (void *)AT91SAM9260_BASE_EMAC, 0x00);
  157. #endif
  158. return rc;
  159. }