omap4_sdp4430.h 6.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238
  1. /*
  2. * (C) Copyright 2010
  3. * Texas Instruments Incorporated.
  4. * Aneesh V <aneesh@ti.com>
  5. * Steve Sakoman <steve@sakoman.com>
  6. *
  7. * Configuration settings for the TI SDP4430 board.
  8. *
  9. * See file CREDITS for list of people who contributed to this
  10. * project.
  11. *
  12. * This program is free software; you can redistribute it and/or
  13. * modify it under the terms of the GNU General Public License as
  14. * published by the Free Software Foundation; either version 2 of
  15. * the License, or (at your option) any later version.
  16. *
  17. * This program is distributed in the hope that it will be useful,
  18. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. * GNU General Public License for more details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  25. * MA 02111-1307 USA
  26. */
  27. #ifndef __CONFIG_H
  28. #define __CONFIG_H
  29. /*
  30. * High Level Configuration Options
  31. */
  32. #define CONFIG_ARMV7 1 /* This is an ARM V7 CPU core */
  33. #define CONFIG_OMAP 1 /* in a TI OMAP core */
  34. #define CONFIG_OMAP44XX 1 /* which is a 44XX */
  35. #define CONFIG_OMAP4430 1 /* which is in a 4430 */
  36. #define CONFIG_4430SDP 1 /* working with SDP */
  37. #define CONFIG_ARCH_CPU_INIT
  38. /* Get CPU defs */
  39. #include <asm/arch/cpu.h>
  40. #include <asm/arch/omap4.h>
  41. /* Display CPU and Board Info */
  42. #define CONFIG_DISPLAY_CPUINFO 1
  43. #define CONFIG_DISPLAY_BOARDINFO 1
  44. /* Keep L2 Cache Disabled */
  45. #define CONFIG_L2_OFF 1
  46. /* Clock Defines */
  47. #define V_OSCK 38400000 /* Clock output from T2 */
  48. #define V_SCLK V_OSCK
  49. #undef CONFIG_USE_IRQ /* no support for IRQs */
  50. #define CONFIG_MISC_INIT_R
  51. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  52. #define CONFIG_SETUP_MEMORY_TAGS 1
  53. #define CONFIG_INITRD_TAG 1
  54. #define CONFIG_REVISION_TAG 1
  55. /*
  56. * Size of malloc() pool
  57. * Total Size Environment - 128k
  58. * Malloc - add 256k
  59. */
  60. #define CONFIG_ENV_SIZE (128 << 10)
  61. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (256 << 10))
  62. #define CONFIG_SYS_GBL_DATA_SIZE 128 /* bytes reserved for */
  63. /* initial data */
  64. /* Vector Base */
  65. #define CONFIG_SYS_CA9_VECTOR_BASE SRAM_ROM_VECT_BASE
  66. /*
  67. * Hardware drivers
  68. */
  69. /*
  70. * serial port - NS16550 compatible
  71. */
  72. #define V_NS16550_CLK 48000000
  73. #define CONFIG_SYS_NS16550
  74. #define CONFIG_SYS_NS16550_SERIAL
  75. #define CONFIG_SYS_NS16550_REG_SIZE (-4)
  76. #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
  77. #define CONFIG_CONS_INDEX 3
  78. #define CONFIG_SYS_NS16550_COM3 UART3_BASE
  79. #define CONFIG_BAUDRATE 115200
  80. #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
  81. 115200}
  82. /* I2C */
  83. #define CONFIG_HARD_I2C 1
  84. #define CONFIG_SYS_I2C_SPEED 100000
  85. #define CONFIG_SYS_I2C_SLAVE 1
  86. #define CONFIG_SYS_I2C_BUS 0
  87. #define CONFIG_SYS_I2C_BUS_SELECT 1
  88. #define CONFIG_DRIVER_OMAP34XX_I2C 1
  89. #define CONFIG_I2C_MULTI_BUS 1
  90. /* TWL6030 */
  91. #define CONFIG_TWL6030_POWER 1
  92. /* MMC */
  93. #define CONFIG_GENERIC_MMC 1
  94. #define CONFIG_MMC 1
  95. #define CONFIG_OMAP_HSMMC 1
  96. #define CONFIG_SYS_MMC_SET_DEV 1
  97. #define CONFIG_DOS_PARTITION 1
  98. /* MMC ENV related defines */
  99. #define CONFIG_ENV_IS_IN_MMC 1
  100. #define CONFIG_SYS_MMC_ENV_DEV 1 /* SLOT2: eMMC(1) */
  101. #define CONFIG_ENV_OFFSET 0xE0000
  102. /* USB */
  103. #define CONFIG_MUSB_UDC 1
  104. #define CONFIG_USB_OMAP3 1
  105. /* USB device configuration */
  106. #define CONFIG_USB_DEVICE 1
  107. #define CONFIG_USB_TTY 1
  108. #define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
  109. /* Flash */
  110. #define CONFIG_SYS_NO_FLASH 1
  111. /* commands to include */
  112. #include <config_cmd_default.h>
  113. /* Enabled commands */
  114. #define CONFIG_CMD_EXT2 /* EXT2 Support */
  115. #define CONFIG_CMD_FAT /* FAT support */
  116. #define CONFIG_CMD_I2C /* I2C serial bus support */
  117. #define CONFIG_CMD_MMC /* MMC support */
  118. #define CONFIG_CMD_SAVEENV
  119. /* Disabled commands */
  120. #undef CONFIG_CMD_NET
  121. #undef CONFIG_CMD_FPGA /* FPGA configuration Support */
  122. #undef CONFIG_CMD_IMLS /* List all found images */
  123. /*
  124. * Environment setup
  125. */
  126. #define CONFIG_BOOTDELAY 3
  127. #define CONFIG_ENV_OVERWRITE
  128. #define CONFIG_EXTRA_ENV_SETTINGS \
  129. "loadaddr=0x82000000\0" \
  130. "console=ttyS2,115200n8\0" \
  131. "usbtty=cdc_acm\0" \
  132. "vram=16M\0" \
  133. "mmcdev=0\0" \
  134. "mmcroot=/dev/mmcblk0p2 rw\0" \
  135. "mmcrootfstype=ext3 rootwait\0" \
  136. "mmcargs=setenv bootargs console=${console} " \
  137. "vram=${vram} " \
  138. "root=${mmcroot} " \
  139. "rootfstype=${mmcrootfstype}\0" \
  140. "loadbootscript=fatload mmc ${mmcdev} ${loadaddr} boot.scr\0" \
  141. "bootscript=echo Running bootscript from mmc${mmcdev} ...; " \
  142. "source ${loadaddr}\0" \
  143. "loaduimage=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
  144. "mmcboot=echo Booting from mmc${mmcdev} ...; " \
  145. "run mmcargs; " \
  146. "bootm ${loadaddr}\0" \
  147. #define CONFIG_BOOTCOMMAND \
  148. "if mmc rescan ${mmcdev}; then " \
  149. "if run loadbootscript; then " \
  150. "run bootscript; " \
  151. "else " \
  152. "if run loaduimage; then " \
  153. "run mmcboot; " \
  154. "fi; " \
  155. "fi; " \
  156. "fi"
  157. #define CONFIG_AUTO_COMPLETE 1
  158. /*
  159. * Miscellaneous configurable options
  160. */
  161. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  162. #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
  163. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  164. #define CONFIG_SYS_PROMPT "OMAP4430 SDP # "
  165. #define CONFIG_SYS_CBSIZE 256
  166. /* Print Buffer Size */
  167. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  168. sizeof(CONFIG_SYS_PROMPT) + 16)
  169. #define CONFIG_SYS_MAXARGS 16
  170. /* Boot Argument Buffer Size */
  171. #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
  172. /*
  173. * memtest setup
  174. */
  175. #define CONFIG_SYS_MEMTEST_START 0x80000000
  176. #define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + (32 << 20))
  177. /* Default load address */
  178. #define CONFIG_SYS_LOAD_ADDR 0x80000000
  179. /* Use General purpose timer 1 */
  180. #define CONFIG_SYS_TIMERBASE GPT2_BASE
  181. #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
  182. #define CONFIG_SYS_HZ 1000
  183. /*
  184. * Stack sizes
  185. *
  186. * The stack sizes are set up in start.S using the settings below
  187. */
  188. #define CONFIG_STACKSIZE (128 << 10) /* Regular stack */
  189. #ifdef CONFIG_USE_IRQ
  190. #define CONFIG_STACKSIZE_IRQ (4 << 10) /* IRQ stack */
  191. #define CONFIG_STACKSIZE_FIQ (4 << 10) /* FIQ stack */
  192. #endif
  193. /*
  194. * SDRAM Memory Map
  195. * Even though we use two CS all the memory
  196. * is mapped to one contiguous block
  197. */
  198. #define CONFIG_NR_DRAM_BANKS 1
  199. #define CONFIG_SYS_SDRAM_BASE 0x80000000
  200. #define CONFIG_SYS_INIT_SP_ADDR (LOW_LEVEL_SRAM_STACK - CONFIG_SYS_GBL_DATA_SIZE)
  201. #endif /* __CONFIG_H */