colibri_pxa270.h 7.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278
  1. /*
  2. * Toradex Colibri PXA270 configuration file
  3. *
  4. * Copyright (C) 2010 Marek Vasut <marek.vasut@gmail.com>
  5. *
  6. * This program is free software; you can redistribute it and/or
  7. * modify it under the terms of the GNU General Public License as
  8. * published by the Free Software Foundation; either version 2 of
  9. * the License, or (at your option) any later version.
  10. *
  11. * This program is distributed in the hope that it will be useful,
  12. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  13. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  14. * GNU General Public License for more details.
  15. *
  16. * You should have received a copy of the GNU General Public License
  17. * along with this program; if not, write to the Free Software
  18. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  19. * MA 02111-1307 USA
  20. */
  21. #ifndef __CONFIG_H
  22. #define __CONFIG_H
  23. /*
  24. * High Level Board Configuration Options
  25. */
  26. #define CONFIG_PXA27X 1 /* Marvell PXA270 CPU */
  27. #define CONFIG_VPAC270 1 /* Toradex Colibri PXA270 board */
  28. #undef BOARD_LATE_INIT
  29. #undef CONFIG_SKIP_RELOCATE_UBOOT
  30. #undef CONFIG_USE_IRQ
  31. #undef CONFIG_SKIP_LOWLEVEL_INIT
  32. /*
  33. * Environment settings
  34. */
  35. #define CONFIG_ENV_SIZE 0x4000
  36. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
  37. #define CONFIG_SYS_GBL_DATA_SIZE 128
  38. #define CONFIG_ENV_OVERWRITE /* override default environment */
  39. #define CONFIG_BOOTCOMMAND \
  40. "if mmc init && fatload mmc 0 0xa0000000 uImage; then " \
  41. "bootm 0xa0000000; " \
  42. "fi; " \
  43. "if usb reset && fatload usb 0 0xa0000000 uImage; then " \
  44. "bootm 0xa0000000; " \
  45. "fi; " \
  46. "bootm 0x80000;"
  47. #define CONFIG_BOOTARGS "console=tty0 console=ttyS0,115200"
  48. #define CONFIG_TIMESTAMP
  49. #define CONFIG_BOOTDELAY 2 /* Autoboot delay */
  50. #define CONFIG_CMDLINE_TAG
  51. #define CONFIG_SETUP_MEMORY_TAGS
  52. #define CONFIG_LZMA /* LZMA compression support */
  53. /*
  54. * Serial Console Configuration
  55. */
  56. #define CONFIG_PXA_SERIAL
  57. #define CONFIG_FFUART 1
  58. #define CONFIG_BAUDRATE 115200
  59. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  60. /*
  61. * Bootloader Components Configuration
  62. */
  63. #include <config_cmd_default.h>
  64. #define CONFIG_CMD_NET
  65. #define CONFIG_CMD_ENV
  66. #undef CONFIG_CMD_IMLS
  67. #define CONFIG_CMD_MMC
  68. #define CONFIG_CMD_USB
  69. #define CONFIG_CMD_FLASH
  70. /*
  71. * Networking Configuration
  72. * chip on the Voipac PXA270 board
  73. */
  74. #ifdef CONFIG_CMD_NET
  75. #define CONFIG_CMD_PING
  76. #define CONFIG_CMD_DHCP
  77. #define CONFIG_NET_MULTI 1
  78. #define CONFIG_DRIVER_DM9000 1
  79. #define CONFIG_DM9000_BASE 0x08000000
  80. #define DM9000_IO (CONFIG_DM9000_BASE)
  81. #define DM9000_DATA (CONFIG_DM9000_BASE + 4)
  82. #define CONFIG_NET_RETRY_COUNT 10
  83. #define CONFIG_BOOTP_BOOTFILESIZE
  84. #define CONFIG_BOOTP_BOOTPATH
  85. #define CONFIG_BOOTP_GATEWAY
  86. #define CONFIG_BOOTP_HOSTNAME
  87. #endif
  88. /*
  89. * MMC Card Configuration
  90. */
  91. #ifdef CONFIG_CMD_MMC
  92. #define CONFIG_MMC
  93. #define CONFIG_PXA_MMC
  94. #define CONFIG_SYS_MMC_BASE 0xF0000000
  95. #define CONFIG_CMD_FAT
  96. #define CONFIG_DOS_PARTITION
  97. #endif
  98. /*
  99. * KGDB
  100. */
  101. #ifdef CONFIG_CMD_KGDB
  102. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  103. #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
  104. #endif
  105. /*
  106. * HUSH Shell Configuration
  107. */
  108. #define CONFIG_SYS_HUSH_PARSER 1
  109. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  110. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  111. #ifdef CONFIG_SYS_HUSH_PARSER
  112. #define CONFIG_SYS_PROMPT "$ " /* Monitor Command Prompt */
  113. #else
  114. #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
  115. #endif
  116. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  117. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
  118. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  119. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
  120. #define CONFIG_SYS_DEVICE_NULLDEV 1
  121. /*
  122. * Clock Configuration
  123. */
  124. #undef CONFIG_SYS_CLKS_IN_HZ
  125. #define CONFIG_SYS_HZ 3250000 /* Timer @ 3250000 Hz */
  126. #define CONFIG_SYS_CPUSPEED 0x290 /* 520 MHz */
  127. /*
  128. * Stack sizes
  129. *
  130. * The stack sizes are set up in start.S using the settings below
  131. */
  132. #define CONFIG_STACKSIZE (128*1024) /* regular stack */
  133. #ifdef CONFIG_USE_IRQ
  134. #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
  135. #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
  136. #endif
  137. /*
  138. * DRAM Map
  139. */
  140. #define CONFIG_NR_DRAM_BANKS 1 /* We have 1 bank of DRAM */
  141. #define PHYS_SDRAM_1 0xa0000000 /* SDRAM Bank #1 */
  142. #define PHYS_SDRAM_1_SIZE 0x04000000 /* 64 MB */
  143. #define CONFIG_SYS_DRAM_BASE 0xa0000000 /* CS0 */
  144. #define CONFIG_SYS_DRAM_SIZE 0x04000000 /* 64 MB DRAM */
  145. #define CONFIG_SYS_MEMTEST_START 0xa0400000 /* memtest works on */
  146. #define CONFIG_SYS_MEMTEST_END 0xa0800000 /* 4 ... 8 MB in DRAM */
  147. #define CONFIG_SYS_LOAD_ADDR (0xa1000000)
  148. /*
  149. * NOR FLASH
  150. */
  151. #ifdef CONFIG_CMD_FLASH
  152. #define PHYS_FLASH_1 0x00000000 /* Flash Bank #1 */
  153. #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
  154. #define CONFIG_SYS_FLASH_CFI
  155. #define CONFIG_FLASH_CFI_DRIVER 1
  156. #define CONFIG_SYS_MAX_FLASH_SECT (4 + 255)
  157. #define CONFIG_SYS_MAX_FLASH_BANKS 1
  158. #define CONFIG_SYS_FLASH_ERASE_TOUT (25*CONFIG_SYS_HZ)
  159. #define CONFIG_SYS_FLASH_WRITE_TOUT (25*CONFIG_SYS_HZ)
  160. #define CONFIG_SYS_FLASH_USE_BUFFER_WRITE 1
  161. #define CONFIG_SYS_FLASH_PROTECTION 1
  162. #define CONFIG_ENV_IS_IN_FLASH 1
  163. #else /* No flash */
  164. #define CONFIG_SYS_NO_FLASH
  165. #define CONFIG_SYS_ENV_IS_NOWHERE
  166. #endif
  167. #define CONFIG_SYS_MONITOR_BASE 0x000000
  168. #define CONFIG_SYS_MONITOR_LEN 0x40000
  169. #define CONFIG_ENV_ADDR (CONFIG_SYS_MONITOR_LEN)
  170. #define CONFIG_ENV_SECT_SIZE 0x40000
  171. #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
  172. #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
  173. /*
  174. * GPIO settings
  175. */
  176. #define CONFIG_SYS_GPSR0_VAL 0x00000000
  177. #define CONFIG_SYS_GPSR1_VAL 0x00020000
  178. #define CONFIG_SYS_GPSR2_VAL 0x0002C000
  179. #define CONFIG_SYS_GPSR3_VAL 0x00000000
  180. #define CONFIG_SYS_GPCR0_VAL 0x00000000
  181. #define CONFIG_SYS_GPCR1_VAL 0x00000000
  182. #define CONFIG_SYS_GPCR2_VAL 0x00000000
  183. #define CONFIG_SYS_GPCR3_VAL 0x00000000
  184. #define CONFIG_SYS_GPDR0_VAL 0x08000000
  185. #define CONFIG_SYS_GPDR1_VAL 0x0002A981
  186. #define CONFIG_SYS_GPDR2_VAL 0x0202FC00
  187. #define CONFIG_SYS_GPDR3_VAL 0x00000000
  188. #define CONFIG_SYS_GAFR0_L_VAL 0x00100000
  189. #define CONFIG_SYS_GAFR0_U_VAL 0x00C00010
  190. #define CONFIG_SYS_GAFR1_L_VAL 0x999A901A
  191. #define CONFIG_SYS_GAFR1_U_VAL 0xAAA00008
  192. #define CONFIG_SYS_GAFR2_L_VAL 0xAAAAAAAA
  193. #define CONFIG_SYS_GAFR2_U_VAL 0x0109A000
  194. #define CONFIG_SYS_GAFR3_L_VAL 0x54000300
  195. #define CONFIG_SYS_GAFR3_U_VAL 0x00024001
  196. #define CONFIG_SYS_PSSR_VAL 0x30
  197. /*
  198. * Clock settings
  199. */
  200. #define CONFIG_SYS_CKEN 0x00500240
  201. #define CONFIG_SYS_CCCR 0x02000290
  202. /*
  203. * Memory settings
  204. */
  205. #define CONFIG_SYS_MSC0_VAL 0x000095f2
  206. #define CONFIG_SYS_MSC1_VAL 0x00007ff4
  207. #define CONFIG_SYS_MSC2_VAL 0x00000000
  208. #define CONFIG_SYS_MDCNFG_VAL 0x08000ac9
  209. #define CONFIG_SYS_MDREFR_VAL 0x2013e01e
  210. #define CONFIG_SYS_MDMRS_VAL 0x00320032
  211. #define CONFIG_SYS_FLYCNFG_VAL 0x00000000
  212. #define CONFIG_SYS_SXCNFG_VAL 0x40044004
  213. /*
  214. * PCMCIA and CF Interfaces
  215. */
  216. #define CONFIG_SYS_MECR_VAL 0x00000001
  217. #define CONFIG_SYS_MCMEM0_VAL 0x00014307
  218. #define CONFIG_SYS_MCMEM1_VAL 0x00014307
  219. #define CONFIG_SYS_MCATT0_VAL 0x0001c787
  220. #define CONFIG_SYS_MCATT1_VAL 0x0001c787
  221. #define CONFIG_SYS_MCIO0_VAL 0x0001430f
  222. #define CONFIG_SYS_MCIO1_VAL 0x0001430f
  223. /*
  224. * USB
  225. */
  226. #ifdef CONFIG_CMD_USB
  227. #define CONFIG_USB_OHCI_NEW
  228. #define CONFIG_SYS_USB_OHCI_CPU_INIT
  229. #define CONFIG_SYS_USB_OHCI_BOARD_INIT
  230. #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2
  231. #define CONFIG_SYS_USB_OHCI_REGS_BASE 0x4C000000
  232. #define CONFIG_SYS_USB_OHCI_SLOT_NAME "tdex270"
  233. #define CONFIG_USB_STORAGE
  234. #endif
  235. #endif /* __CONFIG_H */