cm5200.h 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342
  1. /*
  2. * (C) Copyright 2003-2007
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #ifndef __CONFIG_H
  24. #define __CONFIG_H
  25. /*
  26. * High Level Configuration Options
  27. */
  28. #define CONFIG_MPC5xxx 1 /* This is an MPC5xxx CPU */
  29. #define CONFIG_MPC5200 1 /* (more precisely an MPC5200 CPU) */
  30. #define CONFIG_CM5200 1 /* ... on CM5200 platform */
  31. #define CONFIG_SYS_TEXT_BASE 0xfc000000
  32. #define CONFIG_HIGH_BATS 1 /* High BATs supported */
  33. /*
  34. * Supported commands
  35. */
  36. #include <config_cmd_default.h>
  37. #define CONFIG_CMD_ASKENV
  38. #define CONFIG_CMD_BSP
  39. #define CONFIG_CMD_DATE
  40. #define CONFIG_CMD_DHCP
  41. #define CONFIG_CMD_DIAG
  42. #define CONFIG_CMD_FAT
  43. #define CONFIG_CMD_I2C
  44. #define CONFIG_CMD_JFFS2
  45. #define CONFIG_CMD_MII
  46. #define CONFIG_CMD_NFS
  47. #define CONFIG_CMD_PING
  48. #define CONFIG_CMD_REGINFO
  49. #define CONFIG_CMD_SNTP
  50. #define CONFIG_CMD_USB
  51. /*
  52. * Serial console configuration
  53. */
  54. #define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
  55. #define CONFIG_BAUDRATE 57600 /* ... at 57600 bps */
  56. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
  57. #define CONFIG_SILENT_CONSOLE 1 /* needed to silence i2c_init() */
  58. /*
  59. * Ethernet configuration
  60. */
  61. #define CONFIG_MPC5xxx_FEC 1
  62. #define CONFIG_MPC5xxx_FEC_MII100
  63. #define CONFIG_PHY_ADDR 0x00
  64. #define CONFIG_ENV_OVERWRITE 1 /* allow overwriting of ethaddr */
  65. /* use misc_init_r() to read ethaddr from I2C EEPROM (see CONFIG_SYS_I2C_EEPROM) */
  66. #define CONFIG_MISC_INIT_R 1
  67. #define CONFIG_MAC_OFFSET 0x35 /* MAC address offset in I2C EEPROM */
  68. /*
  69. * POST support
  70. */
  71. #define CONFIG_POST (CONFIG_SYS_POST_MEMORY | CONFIG_SYS_POST_CPU | CONFIG_SYS_POST_I2C)
  72. #define MPC5XXX_SRAM_POST_SIZE (MPC5XXX_SRAM_SIZE - 4)
  73. /* List of I2C addresses to be verified by POST */
  74. #define I2C_ADDR_LIST { CONFIG_SYS_I2C_SLAVE, CONFIG_SYS_I2C_IO, CONFIG_SYS_I2C_EEPROM }
  75. /* display image timestamps */
  76. #define CONFIG_TIMESTAMP 1
  77. /*
  78. * Autobooting
  79. */
  80. #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
  81. #define CONFIG_PREBOOT "echo;" \
  82. "echo Type \"run net_nfs_fdt\" to mount root filesystem over NFS;" \
  83. "echo"
  84. #undef CONFIG_BOOTARGS
  85. /*
  86. * Default environment settings
  87. */
  88. #define CONFIG_EXTRA_ENV_SETTINGS \
  89. "netdev=eth0\0" \
  90. "netmask=255.255.0.0\0" \
  91. "ipaddr=192.168.160.33\0" \
  92. "serverip=192.168.1.1\0" \
  93. "gatewayip=192.168.1.1\0" \
  94. "console=ttyPSC0\0" \
  95. "u-boot_addr=100000\0" \
  96. "kernel_addr=200000\0" \
  97. "kernel_addr_flash=fc0c0000\0" \
  98. "fdt_addr=400000\0" \
  99. "fdt_addr_flash=fc0a0000\0" \
  100. "ramdisk_addr=500000\0" \
  101. "rootpath=/opt/eldk-4.1/ppc_6xx\0" \
  102. "u-boot=/tftpboot/cm5200/u-boot.bin\0" \
  103. "bootfile_fdt=/tftpboot/cm5200/uImage\0" \
  104. "fdt_file=/tftpboot/cm5200/cm5200.dtb\0" \
  105. "load=tftp ${u-boot_addr} ${u-boot}\0" \
  106. "update=prot off fc000000 +${filesize}; " \
  107. "era fc000000 +${filesize}; " \
  108. "cp.b ${u-boot_addr} fc000000 ${filesize}; " \
  109. "prot on fc000000 +${filesize}\0" \
  110. "nfsargs=setenv bootargs root=/dev/nfs rw " \
  111. "nfsroot=${serverip}:${rootpath}\0" \
  112. "flashargs=setenv bootargs root=/dev/mtdblock5 rw\0" \
  113. "addmtd=setenv bootargs ${bootargs} ${mtdparts}\0" \
  114. "addinit=setenv bootargs ${bootargs} init=/linuxrc\0" \
  115. "addcons=setenv bootargs ${bootargs} " \
  116. "console=${console},${baudrate}\0" \
  117. "addip=setenv bootargs ${bootargs} " \
  118. "ip=${ipaddr}:${serverip}:${gatewayip}:" \
  119. "${netmask}:${hostname}:${netdev}:off panic=1\0" \
  120. "flash_flash=run flashargs addinit addip addcons;" \
  121. "bootm ${kernel_addr_flash} - ${fdt_addr_flash}\0" \
  122. "net_nfs_fdt=tftp ${kernel_addr} ${bootfile_fdt}; " \
  123. "tftp ${fdt_addr} ${fdt_file}; run nfsargs addip " \
  124. "addcons; bootm ${kernel_addr} - ${fdt_addr}\0" \
  125. ""
  126. #define CONFIG_BOOTCOMMAND "run flash_flash"
  127. /*
  128. * Low level configuration
  129. */
  130. /*
  131. * Clock configuration
  132. */
  133. #define CONFIG_SYS_MPC5XXX_CLKIN 33000000 /* SYS_XTAL_IN = 33MHz */
  134. #define CONFIG_SYS_IPBCLK_EQUALS_XLBCLK 1 /* IPB = 133MHz */
  135. /*
  136. * Memory map
  137. */
  138. #define CONFIG_SYS_MBAR 0xF0000000
  139. #define CONFIG_SYS_SDRAM_BASE 0x00000000
  140. #define CONFIG_SYS_DEFAULT_MBAR 0x80000000
  141. #define CONFIG_SYS_LOWBOOT 1
  142. /* Use ON-Chip SRAM until RAM will be available */
  143. #define CONFIG_SYS_INIT_RAM_ADDR MPC5XXX_SRAM
  144. #ifdef CONFIG_POST
  145. /* preserve space for the post_word at end of on-chip SRAM */
  146. #define CONFIG_SYS_INIT_RAM_END MPC5XXX_SRAM_POST_SIZE
  147. #else
  148. #define CONFIG_SYS_INIT_RAM_END MPC5XXX_SRAM_SIZE
  149. #endif
  150. #define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes for initial data */
  151. #define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_END - CONFIG_SYS_GBL_DATA_SIZE)
  152. #define CONFIG_BOARD_TYPES 1 /* we use board_type */
  153. #define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
  154. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
  155. #define CONFIG_SYS_MONITOR_LEN (384 << 10) /* 384 kB for Monitor */
  156. #define CONFIG_SYS_MALLOC_LEN (256 << 10) /* 256 kB for malloc() */
  157. #define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* initial mem map for Linux */
  158. /*
  159. * Flash configuration
  160. */
  161. #define CONFIG_SYS_FLASH_CFI 1
  162. #define CONFIG_FLASH_CFI_DRIVER 1
  163. #define CONFIG_SYS_FLASH_BASE 0xfc000000
  164. /* we need these despite using CFI */
  165. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max num of flash banks */
  166. #define CONFIG_SYS_MAX_FLASH_SECT 256 /* max num of sectors on one chip */
  167. #define CONFIG_SYS_FLASH_SIZE 0x02000000 /* 32 MiB */
  168. #if (CONFIG_SYS_MONITOR_BASE < CONFIG_SYS_FLASH_BASE)
  169. #define CONFIG_SYS_RAMBOOT 1
  170. #undef CONFIG_SYS_LOWBOOT
  171. #endif
  172. /*
  173. * Chip selects configuration
  174. */
  175. /* Boot Chipselect */
  176. #define CONFIG_SYS_BOOTCS_START CONFIG_SYS_FLASH_BASE
  177. #define CONFIG_SYS_BOOTCS_SIZE CONFIG_SYS_FLASH_SIZE
  178. #define CONFIG_SYS_BOOTCS_CFG 0x00087D31 /* for pci_clk = 33 MHz */
  179. /* use board_early_init_r to enable flash write in CS_BOOT */
  180. #define CONFIG_BOARD_EARLY_INIT_R
  181. /* Flash memory addressing */
  182. #define CONFIG_SYS_CS0_START CONFIG_SYS_FLASH_BASE
  183. #define CONFIG_SYS_CS0_SIZE CONFIG_SYS_FLASH_SIZE
  184. /* No burst, dead cycle = 1 for CS0 (Flash) */
  185. #define CONFIG_SYS_CS_BURST 0x00000000
  186. #define CONFIG_SYS_CS_DEADCYCLE 0x00000001
  187. /*
  188. * SDRAM configuration
  189. * settings for k4s561632E-xx75, assuming XLB = 132 MHz
  190. */
  191. #define SDRAM_MODE 0x00CD0000 /* CASL 3, burst length 8 */
  192. #define SDRAM_CONTROL 0x514F0000
  193. #define SDRAM_CONFIG1 0xE2333900
  194. #define SDRAM_CONFIG2 0x8EE70000
  195. /*
  196. * MTD configuration
  197. */
  198. #define CONFIG_CMD_MTDPARTS 1
  199. #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
  200. #define CONFIG_FLASH_CFI_MTD
  201. #define MTDIDS_DEFAULT "nor0=cm5200-0"
  202. #define MTDPARTS_DEFAULT "mtdparts=cm5200-0:" \
  203. "384k(uboot),128k(env)," \
  204. "128k(redund_env),128k(dtb)," \
  205. "2m(kernel),27904k(rootfs)," \
  206. "-(config)"
  207. /*
  208. * I2C configuration
  209. */
  210. #define CONFIG_HARD_I2C 1 /* I2C with hardware support */
  211. #define CONFIG_SYS_I2C_MODULE 2 /* Select I2C module #2 */
  212. #define CONFIG_SYS_I2C_SPEED 40000 /* 40 kHz */
  213. #define CONFIG_SYS_I2C_SLAVE 0x0
  214. #define CONFIG_SYS_I2C_IO 0x38 /* PCA9554AD I2C I/O port address */
  215. #define CONFIG_SYS_I2C_EEPROM 0x53 /* I2C EEPROM device address */
  216. /*
  217. * RTC configuration
  218. */
  219. #define CONFIG_RTC_MPC5200 1 /* use internal MPC5200 RTC */
  220. /*
  221. * USB configuration
  222. */
  223. #define CONFIG_USB_OHCI 1
  224. #define CONFIG_USB_STORAGE 1
  225. #define CONFIG_USB_CLOCK 0x0001BBBB
  226. #define CONFIG_USB_CONFIG 0x00001000
  227. /* Partitions (for USB) */
  228. #define CONFIG_MAC_PARTITION 1
  229. #define CONFIG_DOS_PARTITION 1
  230. #define CONFIG_ISO_PARTITION 1
  231. /*
  232. * Invoke our last_stage_init function - needed by fwupdate
  233. */
  234. #define CONFIG_LAST_STAGE_INIT 1
  235. /*
  236. * Environment settings
  237. */
  238. #define CONFIG_ENV_IS_IN_FLASH 1
  239. #define CONFIG_ENV_SIZE 0x10000
  240. #define CONFIG_ENV_SECT_SIZE 0x20000
  241. #define CONFIG_ENV_ADDR (CONFIG_SYS_FLASH_BASE + CONFIG_SYS_MONITOR_LEN)
  242. /* Configuration of redundant environment */
  243. #define CONFIG_ENV_ADDR_REDUND (CONFIG_ENV_ADDR + CONFIG_ENV_SECT_SIZE)
  244. #define CONFIG_ENV_SIZE_REDUND (CONFIG_ENV_SIZE)
  245. /*
  246. * Pin multiplexing configuration
  247. */
  248. /*
  249. * CS1/GPIO_WKUP_6: GPIO (default)
  250. * ALTs: CAN1 on I2C1, CAN2 on TIMER0/1
  251. * IRDA/PSC6: UART
  252. * Ether: Ethernet 100Mbit with MD
  253. * PCI_DIS: PCI controller disabled
  254. * USB: USB
  255. * PSC3: SPI with UART3
  256. * PSC2: UART
  257. * PSC1: UART
  258. */
  259. #define CONFIG_SYS_GPS_PORT_CONFIG 0x10559C44
  260. /*
  261. * Miscellaneous configurable options
  262. */
  263. #define CONFIG_SYS_LONGHELP 1 /* undef to save memory */
  264. #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
  265. #define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
  266. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
  267. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  268. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
  269. #define CONFIG_SYS_ALT_MEMTEST 1
  270. #define CONFIG_SYS_MEMTEST_START 0x00100000 /* memtest works on */
  271. #define CONFIG_SYS_MEMTEST_END 0x03f00000 /* 1 .. 63 MiB in SDRAM */
  272. #define CONFIG_LOOPW 1
  273. #define CONFIG_SYS_LOAD_ADDR 0x100000 /* default load address */
  274. #define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
  275. /*
  276. * Various low-level settings
  277. */
  278. #define CONFIG_SYS_HID0_INIT HID0_ICE | HID0_ICFI
  279. #define CONFIG_SYS_HID0_FINAL HID0_ICE
  280. #define CONFIG_SYS_XLB_PIPELINING 1 /* enable transaction pipeling */
  281. /*
  282. * Cache Configuration
  283. */
  284. #define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC5xxx CPUs */
  285. #ifdef CONFIG_CMD_KGDB
  286. #define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
  287. #endif
  288. /*
  289. * Flat Device Tree support
  290. */
  291. #define CONFIG_OF_LIBFDT 1
  292. #define CONFIG_OF_BOARD_SETUP 1
  293. #define OF_CPU "PowerPC,5200@0"
  294. #define OF_SOC "soc5200@f0000000"
  295. #define OF_TBCLK (bd->bi_busfreq / 4)
  296. #define OF_STDOUT_PATH "/soc5200@f0000000/serial@2000"
  297. #endif /* __CONFIG_H */