fsl_8xxx_ddr.c 1.4 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546
  1. /*
  2. * Copyright 2008 Extreme Engineering Solutions, Inc.
  3. *
  4. * See file CREDITS for list of people who contributed to this
  5. * project.
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20. * MA 02111-1307 USA
  21. */
  22. #include <common.h>
  23. #include <asm/fsl_ddr_sdram.h>
  24. #include <asm/mmu.h>
  25. #if defined(CONFIG_DDR_ECC) && !defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
  26. extern void ddr_enable_ecc(unsigned int dram_size);
  27. #endif
  28. phys_size_t initdram(int board_type)
  29. {
  30. phys_size_t dram_size = fsl_ddr_sdram();
  31. #ifdef CONFIG_MPC85xx
  32. dram_size = setup_ddr_tlbs(dram_size / 0x100000);
  33. dram_size *= 0x100000;
  34. #endif
  35. #if defined(CONFIG_DDR_ECC) && !defined(CONFIG_ECC_INIT_VIA_DDRCONTROLLER)
  36. /* Initialize and enable DDR ECC */
  37. ddr_enable_ecc(dram_size);
  38. #endif
  39. return dram_size;
  40. }