law.c 2.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465
  1. /*
  2. * Copyright 2008 Freescale Semiconductor, Inc.
  3. *
  4. * (C) Copyright 2000
  5. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  6. *
  7. * See file CREDITS for list of people who contributed to this
  8. * project.
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License as
  12. * published by the Free Software Foundation; either version 2 of
  13. * the License, or (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  23. * MA 02111-1307 USA
  24. */
  25. #include <common.h>
  26. #include <asm/fsl_law.h>
  27. #include <asm/mmu.h>
  28. /*
  29. * LAW(Local Access Window) configuration:
  30. *
  31. * 0x0000_0000 0x0fff_ffff DDR 256M
  32. * 0x8000_0000 0x9fff_ffff PCI1 MEM 512M
  33. * 0xa000_0000 0xbfff_ffff PCIe MEM 512M
  34. * 0xe000_0000 0xe000_ffff CCSR 1M
  35. * 0xe200_0000 0xe27f_ffff PCI1 IO 8M
  36. * 0xe280_0000 0xe2ff_ffff PCIe IO 8M
  37. * 0xf000_0000 0xf7ff_ffff SDRAM 128M
  38. * 0xf8b0_0000 0xf80f_ffff EEPROM 1M
  39. * 0xfb80_0000 0xff7f_ffff FLASH (2nd bank) 64M
  40. * 0xff80_0000 0xffff_ffff FLASH (boot bank) 8M
  41. *
  42. * Notes:
  43. * CCSRBAR and L2-as-SRAM don't need a configured Local Access Window.
  44. * If flash is 8M at default position (last 8M), no LAW needed.
  45. */
  46. struct law_entry law_table[] = {
  47. #ifndef CONFIG_SPD_EEPROM
  48. SET_LAW(CONFIG_SYS_DDR_SDRAM_BASE, LAW_SIZE_256M, LAW_TRGT_IF_DDR),
  49. #endif
  50. #ifdef CONFIG_SYS_PCI1_MEM_PHYS
  51. SET_LAW(CONFIG_SYS_PCI1_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_PCI),
  52. SET_LAW(CONFIG_SYS_PCI1_IO_PHYS, LAW_SIZE_8M, LAW_TRGT_IF_PCI),
  53. #endif
  54. #ifdef CONFIG_SYS_PCIE1_MEM_PHYS
  55. SET_LAW(CONFIG_SYS_PCIE1_MEM_PHYS, LAW_SIZE_512M, LAW_TRGT_IF_PCIE_1),
  56. SET_LAW(CONFIG_SYS_PCIE1_IO_PHYS, LAW_SIZE_8M, LAW_TRGT_IF_PCIE_1),
  57. #endif
  58. /* LBC window - maps 256M 0xf0000000 -> 0xffffffff */
  59. SET_LAW(CONFIG_SYS_LBC_SDRAM_BASE, LAW_SIZE_256M, LAW_TRGT_IF_LBC),
  60. };
  61. int num_law_entries = ARRAY_SIZE(law_table);