4xx_pci.h 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960
  1. #ifndef _405GP_PCI_H
  2. #define _405GP_PCI_H
  3. #include <pci.h>
  4. /*----------------------------------------------------------------------------+
  5. | 405GP PCI core memory map defines.
  6. +----------------------------------------------------------------------------*/
  7. #define MIN_PCI_MEMADDR1 0x80000000
  8. #define MIN_PCI_MEMADDR2 0x00000000
  9. #define MIN_PLB_PCI_IOADDR 0xE8000000 /* PLB side of PCI I/O address space */
  10. #define MIN_PCI_PCI_IOADDR 0x00000000 /* PCI side of PCI I/O address space */
  11. #define MAX_PCI_DEVICES 32
  12. /*----------------------------------------------------------------------------+
  13. | Defines for the 405GP PCI Config address and data registers followed by
  14. | defines for the standard PCI device configuration header.
  15. +----------------------------------------------------------------------------*/
  16. #define PCICFGADR 0xEEC00000
  17. #define PCICFGDATA 0xEEC00004
  18. #define PCIBUSNUM 0x40 /* 405GP specific parameters */
  19. #define PCISUBBUSNUM 0x41
  20. #define PCIDISCOUNT 0x42
  21. #define PCIBRDGOPT1 0x4A
  22. #define PCIBRDGOPT2 0x60
  23. /*----------------------------------------------------------------------------+
  24. | Defines for 405GP PCI Master local configuration regs.
  25. +----------------------------------------------------------------------------*/
  26. #define PMM0LA 0xEF400000
  27. #define PMM0MA 0xEF400004
  28. #define PMM0PCILA 0xEF400008
  29. #define PMM0PCIHA 0xEF40000C
  30. #define PMM1LA 0xEF400010
  31. #define PMM1MA 0xEF400014
  32. #define PMM1PCILA 0xEF400018
  33. #define PMM1PCIHA 0xEF40001C
  34. #define PMM2LA 0xEF400020
  35. #define PMM2MA 0xEF400024
  36. #define PMM2PCILA 0xEF400028
  37. #define PMM2PCIHA 0xEF40002C
  38. /*----------------------------------------------------------------------------+
  39. | Defines for 405GP PCI Target local configuration regs.
  40. +----------------------------------------------------------------------------*/
  41. #define PTM1MS 0xEF400030
  42. #define PTM1LA 0xEF400034
  43. #define PTM2MS 0xEF400038
  44. #define PTM2LA 0xEF40003C
  45. #define PCIDEVID_405GP 0x0
  46. void board_pci_fixup_irq(struct pci_controller *hose, pci_dev_t dev);
  47. int pci_arbiter_enabled(void);
  48. int __pci_pre_init(struct pci_controller *hose);
  49. void __pci_target_init(struct pci_controller *hose);
  50. void __pci_master_init(struct pci_controller *hose);
  51. #endif