cache.c 2.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990
  1. /*
  2. * (C) Copyright 2007 Michal Simek
  3. *
  4. * Michal SIMEK <monstr@monstr.eu>
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #include <common.h>
  25. #include <asm/asm.h>
  26. int dcache_status (void)
  27. {
  28. int i = 0;
  29. int mask = 0x80;
  30. __asm__ __volatile__ ("mfs %0,rmsr"::"r" (i):"memory");
  31. /* i&=0x80 */
  32. __asm__ __volatile__ ("and %0,%0,%1"::"r" (i), "r" (mask):"memory");
  33. return i;
  34. }
  35. int icache_status (void)
  36. {
  37. int i = 0;
  38. int mask = 0x20;
  39. __asm__ __volatile__ ("mfs %0,rmsr"::"r" (i):"memory");
  40. /* i&=0x20 */
  41. __asm__ __volatile__ ("and %0,%0,%1"::"r" (i), "r" (mask):"memory");
  42. return i;
  43. }
  44. void icache_enable (void) {
  45. MSRSET(0x20);
  46. }
  47. void icache_disable(void) {
  48. /* we are not generate ICACHE size -> flush whole cache */
  49. flush_cache(0, 32768);
  50. MSRCLR(0x20);
  51. }
  52. void dcache_enable (void) {
  53. MSRSET(0x80);
  54. }
  55. void dcache_disable(void) {
  56. #ifdef XILINX_USE_DCACHE
  57. #ifdef XILINX_DCACHE_BYTE_SIZE
  58. flush_cache(0, XILINX_DCACHE_BYTE_SIZE);
  59. #else
  60. #warning please rebuild BSPs and update configuration
  61. flush_cache(0, 32768);
  62. #endif
  63. #endif
  64. MSRCLR(0x80);
  65. }
  66. void flush_cache (ulong addr, ulong size)
  67. {
  68. int i;
  69. for (i = 0; i < size; i += 4)
  70. asm volatile (
  71. #ifdef CONFIG_ICACHE
  72. "wic %0, r0;"
  73. #endif
  74. "nop;"
  75. #ifdef CONFIG_DCACHE
  76. "wdc.flush %0, r0;"
  77. #endif
  78. "nop;"
  79. :
  80. : "r" (addr + i)
  81. : "memory");
  82. }