Página inicial Explorar Ajuda
Registrar Entrar
phyus
/
uboot-vybrid_public
8
0
Fork 0
Arquivos Issues 0 Pull Requests 0 Wiki
Tree: a790b5b232
Branches Tags
uboot-vybrid_pu...
/
arch
/
arm
/
include
/
asm
/
arch-at91
/
at91sam9260.h

at91sam9260.h 5.8 KB
Histórico Raw

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159 
  1. /*
    2. 

  2.  * [origin: Linux kernel include/asm-arm/arch-at91/at91sam9260.h]
    3. 

  3.  *
    4. 

  4.  * (C) 2006 Andrew Victor
    5. 

  5.  *
    6. 

  6.  * Common definitions.
    7. 

  7.  * Based on AT91SAM9260 datasheet revision A (Preliminary).
    8. 

  8.  *
    9. 

  9.  * This program is free software; you can redistribute it and/or modify
    10. 

  10.  * it under the terms of the GNU General Public License as published by
    11. 

  11.  * the Free Software Foundation; either version 2 of the License, or
    12. 

  12.  * (at your option) any later version.
    13. 

  13.  */
    14. 

  14. 

  15. #ifndef AT91SAM9260_H
    16. 

  16. #define AT91SAM9260_H
    17. 

  17. 

  18. /*
    19. 

  19.  * Peripheral identifiers/interrupts.
    20. 

  20.  */
    21. 

  21. #define AT91_ID_FIQ		0	/* Advanced Interrupt Controller (FIQ) */
    22. 

  22. #define AT91_ID_SYS		1	/* System Peripherals */
    23. 

  23. #define AT91SAM9260_ID_PIOA	2	/* Parallel IO Controller A */
    24. 

  24. #define AT91SAM9260_ID_PIOB	3	/* Parallel IO Controller B */
    25. 

  25. #define AT91SAM9260_ID_PIOC	4	/* Parallel IO Controller C */
    26. 

  26. #define AT91SAM9260_ID_ADC	5	/* Analog-to-Digital Converter */
    27. 

  27. #define AT91SAM9260_ID_US0	6	/* USART 0 */
    28. 

  28. #define AT91SAM9260_ID_US1	7	/* USART 1 */
    29. 

  29. #define AT91SAM9260_ID_US2	8	/* USART 2 */
    30. 

  30. #define AT91SAM9260_ID_MCI	9	/* Multimedia Card Interface */
    31. 

  31. #define AT91SAM9260_ID_UDP	10	/* USB Device Port */
    32. 

  32. #define AT91SAM9260_ID_TWI	11	/* Two-Wire Interface */
    33. 

  33. #define AT91SAM9260_ID_SPI0	12	/* Serial Peripheral Interface 0 */
    34. 

  34. #define AT91SAM9260_ID_SPI1	13	/* Serial Peripheral Interface 1 */
    35. 

  35. #define AT91SAM9260_ID_SSC	14	/* Serial Synchronous Controller */
    36. 

  36. #define AT91SAM9260_ID_TC0	17	/* Timer Counter 0 */
    37. 

  37. #define AT91SAM9260_ID_TC1	18	/* Timer Counter 1 */
    38. 

  38. #define AT91SAM9260_ID_TC2	19	/* Timer Counter 2 */
    39. 

  39. #define AT91SAM9260_ID_UHP	20	/* USB Host port */
    40. 

  40. #define AT91SAM9260_ID_EMAC	21	/* Ethernet */
    41. 

  41. #define AT91SAM9260_ID_ISI	22	/* Image Sensor Interface */
    42. 

  42. #define AT91SAM9260_ID_US3	23	/* USART 3 */
    43. 

  43. #define AT91SAM9260_ID_US4	24	/* USART 4 */
    44. 

  44. #define AT91SAM9260_ID_US5	25	/* USART 5 */
    45. 

  45. #define AT91SAM9260_ID_TC3	26	/* Timer Counter 3 */
    46. 

  46. #define AT91SAM9260_ID_TC4	27	/* Timer Counter 4 */
    47. 

  47. #define AT91SAM9260_ID_TC5	28	/* Timer Counter 5 */
    48. 

  48. #define AT91SAM9260_ID_IRQ0	29	/* Advanced Interrupt Controller (IRQ0) */
    49. 

  49. #define AT91SAM9260_ID_IRQ1	30	/* Advanced Interrupt Controller (IRQ1) */
    50. 

  50. #define AT91SAM9260_ID_IRQ2	31	/* Advanced Interrupt Controller (IRQ2) */
    51. 

  51. 

  52. #define AT91_EMAC_BASE		0xfffc4000
    53. 

  53. #define AT91_SDRAMC_BASE	0xffffea00
    54. 

  54. #define AT91_SMC_BASE		0xffffec00
    55. 

  55. #define AT91_MATRIX_BASE	0xffffee00
    56. 

  56. #define AT91_PIO_BASE		0xfffff400
    57. 

  57. #define AT91_PMC_BASE		0xfffffc00
    58. 

  58. #define AT91_RSTC_BASE		0xfffffd00
    59. 

  59. #define AT91_RTT_BASE		0xfffffd20
    60. 

  60. #define AT91_PIT_BASE		0xfffffd30
    61. 

  61. #define AT91_WDT_BASE		0xfffffd40
    62. 

  62. /*
    63. 

  63.  * The AT91SAM9XE has the GPBRs at a different address than
    64. 

  64.  * the AT91SAM9260/9G20.
    65. 

  65.  */
    66. 

  66. #ifdef CONFIG_AT91SAM9XE
    67. 

  67. # define AT91_GPR_BASE		0xfffffd60
    68. 

  68. #else
    69. 

  69. # define AT91_GPR_BASE		0xfffffd50
    70. 

  70. #endif
    71. 

  71. 

  72. #ifdef CONFIG_AT91_LEGACY
    73. 

  73. 

  74. /*
    75. 

  75.  * User Peripheral physical base addresses.
    76. 

  76.  */
    77. 

  77. #define AT91SAM9260_BASE_TCB0		0xfffa0000
    78. 

  78. #define AT91SAM9260_BASE_TC0		0xfffa0000
    79. 

  79. #define AT91SAM9260_BASE_TC1		0xfffa0040
    80. 

  80. #define AT91SAM9260_BASE_TC2		0xfffa0080
    81. 

  81. #define AT91SAM9260_BASE_UDP		0xfffa4000
    82. 

  82. #define AT91SAM9260_BASE_MCI		0xfffa8000
    83. 

  83. #define AT91SAM9260_BASE_TWI		0xfffac000
    84. 

  84. #define AT91SAM9260_BASE_US0		0xfffb0000
    85. 

  85. #define AT91SAM9260_BASE_US1		0xfffb4000
    86. 

  86. #define AT91SAM9260_BASE_US2		0xfffb8000
    87. 

  87. #define AT91SAM9260_BASE_SSC		0xfffbc000
    88. 

  88. #define AT91SAM9260_BASE_ISI		0xfffc0000
    89. 

  89. #define AT91SAM9260_BASE_EMAC		0xfffc4000
    90. 

  90. #define AT91SAM9260_BASE_SPI0		0xfffc8000
    91. 

  91. #define AT91SAM9260_BASE_SPI1		0xfffcc000
    92. 

  92. #define AT91SAM9260_BASE_US3		0xfffd0000
    93. 

  93. #define AT91SAM9260_BASE_US4		0xfffd4000
    94. 

  94. #define AT91SAM9260_BASE_US5		0xfffd8000
    95. 

  95. #define AT91SAM9260_BASE_TCB1		0xfffdc000
    96. 

  96. #define AT91SAM9260_BASE_TC3		0xfffdc000
    97. 

  97. #define AT91SAM9260_BASE_TC4		0xfffdc040
    98. 

  98. #define AT91SAM9260_BASE_TC5		0xfffdc080
    99. 

  99. #define AT91SAM9260_BASE_ADC		0xfffe0000
    100. 

  100. #define AT91_BASE_SYS			0xffffe800
    101. 

  101. 

  102. /*
    103. 

  103.  * System Peripherals (offset from AT91_BASE_SYS)
    104. 

  104.  */
    105. 

  105. #define AT91_ECC	(0xffffe800 - AT91_BASE_SYS)
    106. 

  106. #define AT91_SDRAMC	(0xffffea00 - AT91_BASE_SYS)
    107. 

  107. #define AT91_SMC	(0xffffec00 - AT91_BASE_SYS)
    108. 

  108. #define AT91_MATRIX	(0xffffee00 - AT91_BASE_SYS)
    109. 

  109. #define AT91_CCFG	(0xffffef10 - AT91_BASE_SYS)
    110. 

  110. #define AT91_AIC	(0xfffff000 - AT91_BASE_SYS)
    111. 

  111. #define AT91_DBGU	(0xfffff200 - AT91_BASE_SYS)
    112. 

  112. #define AT91_PIOA	(0xfffff400 - AT91_BASE_SYS)
    113. 

  113. #define AT91_PIOB	(0xfffff600 - AT91_BASE_SYS)
    114. 

  114. #define AT91_PIOC	(0xfffff800 - AT91_BASE_SYS)
    115. 

  115. #define AT91_PMC	(0xfffffc00 - AT91_BASE_SYS)
    116. 

  116. #define AT91_RSTC	(0xfffffd00 - AT91_BASE_SYS)
    117. 

  117. #define AT91_SHDWC	(0xfffffd10 - AT91_BASE_SYS)
    118. 

  118. #define AT91_RTT	(0xfffffd20 - AT91_BASE_SYS)
    119. 

  119. #define AT91_PIT	(0xfffffd30 - AT91_BASE_SYS)
    120. 

  120. #define AT91_WDT	(0xfffffd40 - AT91_BASE_SYS)
    121. 

  121. #define AT91_GPBR	(0xfffffd50 - AT91_BASE_SYS)
    122. 

  122. 

  123. #define AT91_USART0	AT91SAM9260_BASE_US0
    124. 

  124. #define AT91_USART1	AT91SAM9260_BASE_US1
    125. 

  125. #define AT91_USART2	AT91SAM9260_BASE_US2
    126. 

  126. #define AT91_USART3	AT91SAM9260_BASE_US3
    127. 

  127. #define AT91_USART4	AT91SAM9260_BASE_US4
    128. 

  128. #define AT91_USART5	AT91SAM9260_BASE_US5
    129. 

  129. 

  130. #endif /* CONFIG_AT91_LEGACY */
    131. 

  131. 

  132. /*
    133. 

  133.  * Internal Memory.
    134. 

  134.  */
    135. 

  135. #define AT91SAM9260_ROM_BASE	0x00100000	/* Internal ROM base address */
    136. 

  136. #define AT91SAM9260_ROM_SIZE	SZ_32K		/* Internal ROM size (32Kb) */
    137. 

  137. 

  138. #define AT91SAM9260_SRAM0_BASE	0x00200000	/* Internal SRAM 0 base address */
    139. 

  139. #define AT91SAM9260_SRAM0_SIZE	SZ_4K		/* Internal SRAM 0 size (4Kb) */
    140. 

  140. #define AT91SAM9260_SRAM1_BASE	0x00300000	/* Internal SRAM 1 base address */
    141. 

  141. #define AT91SAM9260_SRAM1_SIZE	SZ_4K		/* Internal SRAM 1 size (4Kb) */
    142. 

  142. 

  143. #define AT91SAM9260_UHP_BASE	0x00500000	/* USB Host controller */
    144. 

  144. 

  145. #define AT91SAM9XE_FLASH_BASE	0x00200000	/* Internal FLASH base address */
    146. 

  146. #define AT91SAM9XE_SRAM_BASE	0x00300000	/* Internal SRAM base address */
    147. 

  147. 

  148. /*
    149. 

  149.  * Cpu Name
    150. 

  150.  */
    151. 

  151. #if defined(CONFIG_AT91SAM9XE)
    152. 

  152. # define CONFIG_SYS_AT91_CPU_NAME	"AT91SAM9XE"
    153. 

  153. #elif defined(CONFIG_AT91SAM9260)
    154. 

  154. # define CONFIG_SYS_AT91_CPU_NAME	"AT91SAM9260"
    155. 

  155. #elif defined(CONFIG_AT91SAM9G20)
    156. 

  156. # define CONFIG_SYS_AT91_CPU_NAME	"AT91SAM9G20"
    157. 

  157. #endif
    158. 

  158. 

  159. #endif
    160.