tb0229.h 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193
  1. /*
  2. * (C) Copyright 2003
  3. * Masami Komiya <mkomiya@sonare.it>
  4. *
  5. * This program is free software; you can redistribute it and/or
  6. * modify it under the terms of the GNU General Public License as
  7. * published by the Free Software Foundation; either version 2 of
  8. * the License, or (at your option) any later version.
  9. *
  10. * This program is distributed in the hope that it will be useful,
  11. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  12. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  13. * GNU General Public License for more details.
  14. *
  15. * You should have received a copy of the GNU General Public License
  16. * along with this program; if not, write to the Free Software
  17. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  18. * MA 02111-1307 USA
  19. */
  20. /*
  21. * Config header file for TANBAC TB0229 board using an VR4131 CPU module
  22. */
  23. #ifndef __CONFIG_H
  24. #define __CONFIG_H
  25. #define CONFIG_MIPS32 1 /* MIPS 4Kc CPU core */
  26. #define CONFIG_TB0229 1 /* on a TB0229 Board */
  27. #ifndef CPU_CLOCK_RATE
  28. #define CPU_CLOCK_RATE 200000000 /* 200 MHz clock for the MIPS core */
  29. #endif
  30. #define CPU_TCLOCK_RATE 16588800 /* 16.5888 MHz for TClock */
  31. #define CONFIG_CONS_INDEX 1
  32. #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
  33. #define CONFIG_BAUDRATE 115200
  34. #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  35. #define CONFIG_TIMESTAMP /* Print image info with timestamp */
  36. #define CONFIG_PREBOOT "echo;" \
  37. "echo Type \\\"boot\\\" for the network boot using DHCP, TFTP and NFS;" \
  38. "echo Type \\\"run netboot_initrd\\\" for the network boot with initrd;" \
  39. "echo Type \\\"run flash_nfs\\\" to mount root filesystem over NFS;" \
  40. "echo Type \\\"run flash_local\\\" to mount local root filesystem;" \
  41. "echo"
  42. #undef CONFIG_BOOTARGS
  43. #define CONFIG_EXTRA_ENV_SETTINGS \
  44. "netboot=dhcp;tftp;run netargs; bootm\0" \
  45. "nfsargs=setenv bootargs root=/dev/nfs ip=dhcp\0" \
  46. "localargs=setenv bootargs root=1F02 ip=dhcp\0" \
  47. "addmisc=setenv bootargs ${bootargs} " \
  48. "console=ttyS0,${baudrate} " \
  49. "read-only=readonly\0" \
  50. "netargs=run nfsargs addmisc\0" \
  51. "flash_nfs=run nfsargs addmisc;" \
  52. "bootm ${kernel_addr}\0" \
  53. "flash_local=run localargs addmisc;" \
  54. "bootm ${kernel_addr}\0" \
  55. "netboot_initrd=dhcp;tftp;tftp 80600000 initrd;" \
  56. "setenv bootargs root=/dev/ram ramdisk_size=8192 ip=dhcp;"\
  57. "run addmisc;" \
  58. "bootm 80400000 80600000\0" \
  59. "rootpath=/export/miniroot-mipsel\0" \
  60. "autoload=no\0" \
  61. "kernel_addr=BFC60000\0" \
  62. "ramdisk_addr=B0100000\0" \
  63. "u-boot=u-boot.bin\0" \
  64. "bootfile=uImage\0" \
  65. "load=dhcp;tftp 80400000 ${u-boot}\0" \
  66. "load_kernel=dhcp;tftp 80400000 ${bootfile}\0" \
  67. "update_uboot=run load;" \
  68. "protect off BFC00000 BFC3FFFF;" \
  69. "erase BFC00000 BFC3FFFF;" \
  70. "cp.b 80400000 BFC00000 ${filesize}\0" \
  71. "update_kernel=run load_kernel;" \
  72. "erase BFC60000 BFD5FFFF;" \
  73. "cp.b 80400000 BFC60000 ${filesize}\0" \
  74. "initenv=erase bfc40000 bfc5ffff\0" \
  75. ""
  76. /*#define CONFIG_BOOTCOMMAND "run flash_local" */
  77. #define CONFIG_BOOTCOMMAND "run netboot"
  78. /*
  79. * BOOTP options
  80. */
  81. #define CONFIG_BOOTP_BOOTFILESIZE
  82. #define CONFIG_BOOTP_BOOTPATH
  83. #define CONFIG_BOOTP_GATEWAY
  84. #define CONFIG_BOOTP_HOSTNAME
  85. /*
  86. * Command line configuration.
  87. */
  88. #include <config_cmd_default.h>
  89. #define CONFIG_CMD_ASKENV
  90. #define CONFIG_CMD_DHCP
  91. #define CONFIG_CMD_PING
  92. #define CONFIG_CMD_PCI
  93. #define CONFIG_CMD_ELF
  94. /*
  95. * Miscellaneous configurable options
  96. */
  97. #define CFG_LONGHELP /* undef to save memory */
  98. #define CFG_PROMPT "# " /* Monitor Command Prompt */
  99. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  100. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  101. #define CFG_MAXARGS 16 /* max number of command args*/
  102. #define CFG_MALLOC_LEN 128*1024
  103. #define CFG_BOOTPARAMS_LEN 128*1024
  104. #define CFG_MIPS_TIMER_FREQ (CPU_TCLOCK_RATE/4)
  105. #define CFG_HZ 1000
  106. #define CFG_SDRAM_BASE 0x80000000
  107. #define CFG_LOAD_ADDR 0x80400000 /* default load address */
  108. #define CFG_MEMTEST_START 0x80000000
  109. #define CFG_MEMTEST_END 0x80800000
  110. /*-----------------------------------------------------------------------
  111. * FLASH and environment organization
  112. */
  113. #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
  114. #define CFG_MAX_FLASH_SECT (128) /* max number of sectors on one chip */
  115. #define PHYS_FLASH_1 0xbfc00000 /* Flash Bank #1 */
  116. /* The following #defines are needed to get flash environment right */
  117. #define CFG_MONITOR_BASE TEXT_BASE
  118. #define CFG_MONITOR_LEN (192 << 10)
  119. #define CFG_INIT_SP_OFFSET 0x400000
  120. #define CFG_FLASH_BASE PHYS_FLASH_1
  121. /* timeout values are in ticks */
  122. #define CFG_FLASH_ERASE_TOUT (20 * CFG_HZ) /* Timeout for Flash Erase */
  123. #define CFG_FLASH_WRITE_TOUT (2 * CFG_HZ) /* Timeout for Flash Write */
  124. #define CFG_ENV_IS_IN_FLASH 1
  125. /* Address and size of Primary Environment Sector */
  126. #define CFG_ENV_ADDR 0xBFC40000
  127. #define CFG_ENV_SIZE 0x20000
  128. #define CFG_DIRECT_FLASH_TFTP
  129. #define CONFIG_NR_DRAM_BANKS 1
  130. /*-----------------------------------------------------------------------
  131. * Cache Configuration
  132. */
  133. #define CFG_DCACHE_SIZE 16384
  134. #define CFG_ICACHE_SIZE 16384
  135. #define CFG_CACHELINE_SIZE 16
  136. /*-----------------------------------------------------------------------
  137. * Serial Configuration
  138. */
  139. #define CFG_NS16550
  140. #define CFG_NS16550_SERIAL
  141. #define CFG_NS16550_REG_SIZE 1
  142. #define CFG_NS16550_CLK 18432000
  143. #define CFG_NS16550_COM1 0xaf000800
  144. /*-----------------------------------------------------------------------
  145. * PCI stuff
  146. */
  147. #define CONFIG_PCI
  148. #define CONFIG_PCI_PNP
  149. #define CONFIG_NET_MULTI
  150. #define CONFIG_EEPRO100
  151. #define CFG_RX_ETH_BUFFER 8 /* use 8 rx buffer on eepro100 */
  152. #define CONFIG_RTL8139
  153. #endif /* __CONFIG_H */