misc.c 3.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. /*
  2. * Miscelaneous DaVinci functions.
  3. *
  4. * Copyright (C) 2009 Nick Thompson, GE Fanuc Ltd, <nick.thompson@gefanuc.com>
  5. * Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
  6. * Copyright (C) 2008 Lyrtech <www.lyrtech.com>
  7. * Copyright (C) 2004 Texas Instruments.
  8. *
  9. * See file CREDITS for list of people who contributed to this
  10. * project.
  11. *
  12. * This program is free software; you can redistribute it and/or modify
  13. * it under the terms of the GNU General Public License as published by
  14. * the Free Software Foundation; either version 2 of the License, or
  15. * (at your option) any later version.
  16. *
  17. * This program is distributed in the hope that it will be useful,
  18. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. * GNU General Public License for more details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
  25. */
  26. #include <common.h>
  27. #include <i2c.h>
  28. #include <net.h>
  29. #include <asm/arch/hardware.h>
  30. #include <asm/io.h>
  31. #include <asm/arch/davinci_misc.h>
  32. DECLARE_GLOBAL_DATA_PTR;
  33. #ifndef CONFIG_PRELOADER
  34. int dram_init(void)
  35. {
  36. /* dram_init must store complete ramsize in gd->ram_size */
  37. gd->ram_size = get_ram_size(
  38. (volatile void *)CONFIG_SYS_SDRAM_BASE,
  39. CONFIG_MAX_RAM_BANK_SIZE);
  40. return 0;
  41. }
  42. void dram_init_banksize(void)
  43. {
  44. gd->bd->bi_dram[0].start = CONFIG_SYS_SDRAM_BASE;
  45. gd->bd->bi_dram[0].size = gd->ram_size;
  46. }
  47. #endif
  48. #ifdef CONFIG_DRIVER_TI_EMAC
  49. /* Read ethernet MAC address from EEPROM for DVEVM compatible boards.
  50. * Returns 1 if found, 0 otherwise.
  51. */
  52. int dvevm_read_mac_address(uint8_t *buf)
  53. {
  54. #ifdef CONFIG_SYS_I2C_EEPROM_ADDR
  55. /* Read MAC address. */
  56. if (i2c_read(CONFIG_SYS_I2C_EEPROM_ADDR, 0x7F00, CONFIG_SYS_I2C_EEPROM_ADDR_LEN,
  57. (uint8_t *) &buf[0], 6))
  58. goto i2cerr;
  59. /* Check that MAC address is valid. */
  60. if (!is_valid_ether_addr(buf))
  61. goto err;
  62. return 1; /* Found */
  63. i2cerr:
  64. printf("Read from EEPROM @ 0x%02x failed\n", CONFIG_SYS_I2C_EEPROM_ADDR);
  65. err:
  66. #endif /* CONFIG_SYS_I2C_EEPROM_ADDR */
  67. return 0;
  68. }
  69. /*
  70. * Set the mii mode as MII or RMII
  71. */
  72. #if defined(CONFIG_DRIVER_TI_EMAC)
  73. void davinci_emac_mii_mode_sel(int mode_sel)
  74. {
  75. int val;
  76. val = readl(&davinci_syscfg_regs->cfgchip3);
  77. if (mode_sel == 0)
  78. val &= ~(1 << 8);
  79. else
  80. val |= (1 << 8);
  81. writel(val, &davinci_syscfg_regs->cfgchip3);
  82. }
  83. #endif
  84. /*
  85. * If there is no MAC address in the environment, then it will be initialized
  86. * (silently) from the value in the EEPROM.
  87. */
  88. void davinci_sync_env_enetaddr(uint8_t *rom_enetaddr)
  89. {
  90. uint8_t env_enetaddr[6];
  91. eth_getenv_enetaddr_by_index(0, env_enetaddr);
  92. if (!memcmp(env_enetaddr, "\0\0\0\0\0\0", 6)) {
  93. /* There is no MAC address in the environment, so we initialize
  94. * it from the value in the EEPROM. */
  95. debug("### Setting environment from EEPROM MAC address = "
  96. "\"%pM\"\n",
  97. env_enetaddr);
  98. eth_setenv_enetaddr("ethaddr", rom_enetaddr);
  99. }
  100. }
  101. #endif /* CONFIG_DRIVER_TI_EMAC */
  102. #if defined(CONFIG_SOC_DA8XX)
  103. #ifndef CONFIG_USE_IRQ
  104. void irq_init(void)
  105. {
  106. /*
  107. * Mask all IRQs by clearing the global enable and setting
  108. * the enable clear for all the 90 interrupts.
  109. */
  110. writel(0, &davinci_aintc_regs->ger);
  111. writel(0, &davinci_aintc_regs->hier);
  112. writel(0xffffffff, &davinci_aintc_regs->ecr1);
  113. writel(0xffffffff, &davinci_aintc_regs->ecr2);
  114. writel(0xffffffff, &davinci_aintc_regs->ecr3);
  115. }
  116. #endif
  117. /*
  118. * Enable PSC for various peripherals.
  119. */
  120. int da8xx_configure_lpsc_items(const struct lpsc_resource *item,
  121. const int n_items)
  122. {
  123. int i;
  124. for (i = 0; i < n_items; i++)
  125. lpsc_on(item[i].lpsc_no);
  126. return 0;
  127. }
  128. #endif