start.S 10 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462
  1. /*
  2. * armboot - Startup Code for ARM926EJS CPU-core
  3. *
  4. * Copyright (c) 2003 Texas Instruments
  5. *
  6. * ----- Adapted for OMAP1610 OMAP730 from ARM925t code ------
  7. *
  8. * Copyright (c) 2001 Marius Gröger <mag@sysgo.de>
  9. * Copyright (c) 2002 Alex Züpke <azu@sysgo.de>
  10. * Copyright (c) 2002 Gary Jennejohn <garyj@denx.de>
  11. * Copyright (c) 2003 Richard Woodruff <r-woodruff2@ti.com>
  12. * Copyright (c) 2003 Kshitij <kshitij@ti.com>
  13. *
  14. * See file CREDITS for list of people who contributed to this
  15. * project.
  16. *
  17. * This program is free software; you can redistribute it and/or
  18. * modify it under the terms of the GNU General Public License as
  19. * published by the Free Software Foundation; either version 2 of
  20. * the License, or (at your option) any later version.
  21. *
  22. * This program is distributed in the hope that it will be useful,
  23. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  24. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  25. * GNU General Public License for more details.
  26. *
  27. * You should have received a copy of the GNU General Public License
  28. * along with this program; if not, write to the Free Software
  29. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  30. * MA 02111-1307 USA
  31. */
  32. #include <asm-offsets.h>
  33. #include <config.h>
  34. #include <version.h>
  35. /*
  36. *************************************************************************
  37. *
  38. * Jump vector table
  39. *
  40. *************************************************************************
  41. */
  42. .globl _start
  43. _start:
  44. b reset
  45. ldr pc, _undefined_instruction
  46. ldr pc, _software_interrupt
  47. ldr pc, _prefetch_abort
  48. ldr pc, _data_abort
  49. ldr pc, _not_used
  50. ldr pc, _irq
  51. ldr pc, _fiq
  52. _undefined_instruction:
  53. .word undefined_instruction
  54. _software_interrupt:
  55. .word software_interrupt
  56. _prefetch_abort:
  57. .word prefetch_abort
  58. _data_abort:
  59. .word data_abort
  60. _not_used:
  61. .word not_used
  62. _irq:
  63. .word irq
  64. _fiq:
  65. .word fiq
  66. .balignl 16,0xdeadbeef
  67. /*
  68. *************************************************************************
  69. *
  70. * Startup Code (reset vector)
  71. *
  72. * do important init only if we don't start from memory!
  73. * setup memory and board specific bits prior to relocation.
  74. * relocate armboot to ram
  75. * setup stack
  76. *
  77. *************************************************************************
  78. */
  79. .globl _TEXT_BASE
  80. _TEXT_BASE:
  81. .word CONFIG_SYS_TEXT_BASE /* address of _start in the linked image */
  82. /*
  83. * These are defined in the board-specific linker script.
  84. * Subtracting _start from them lets the linker put their
  85. * relative position in the executable instead of leaving
  86. * them null.
  87. */
  88. .globl _bss_start_ofs
  89. _bss_start_ofs:
  90. .word __bss_start - _start
  91. .globl _bss_end_ofs
  92. _bss_end_ofs:
  93. .word _end - _start
  94. #ifdef CONFIG_USE_IRQ
  95. /* IRQ stack memory (calculated at run-time) */
  96. .globl IRQ_STACK_START
  97. IRQ_STACK_START:
  98. .word 0x0badc0de
  99. /* IRQ stack memory (calculated at run-time) */
  100. .globl FIQ_STACK_START
  101. FIQ_STACK_START:
  102. .word 0x0badc0de
  103. #endif
  104. /* IRQ stack memory (calculated at run-time) + 8 bytes */
  105. .globl IRQ_STACK_START_IN
  106. IRQ_STACK_START_IN:
  107. .word 0x0badc0de
  108. /*
  109. * the actual reset code
  110. */
  111. reset:
  112. /*
  113. * set the cpu to SVC32 mode
  114. */
  115. mrs r0,cpsr
  116. bic r0,r0,#0x1f
  117. orr r0,r0,#0xd3
  118. msr cpsr,r0
  119. /*
  120. * we do sys-critical inits only at reboot,
  121. * not when booting from ram!
  122. */
  123. #ifndef CONFIG_SKIP_LOWLEVEL_INIT
  124. bl cpu_init_crit
  125. #endif
  126. /* Set stackpointer in internal RAM to call board_init_f */
  127. call_board_init_f:
  128. ldr sp, =(CONFIG_SYS_INIT_SP_ADDR)
  129. bic sp, sp, #7 /* 8-byte alignment for ABI compliance */
  130. ldr r0,=0x00000000
  131. bl board_init_f
  132. /*------------------------------------------------------------------------------*/
  133. /*
  134. * void relocate_code (addr_sp, gd, addr_moni)
  135. *
  136. * This "function" does not return, instead it continues in RAM
  137. * after relocating the monitor code.
  138. *
  139. */
  140. .globl relocate_code
  141. relocate_code:
  142. mov r4, r0 /* save addr_sp */
  143. mov r5, r1 /* save addr of gd */
  144. mov r6, r2 /* save addr of destination */
  145. /* Set up the stack */
  146. stack_setup:
  147. mov sp, r4
  148. adr r0, _start
  149. cmp r0, r6
  150. beq clear_bss /* skip relocation */
  151. mov r1, r6 /* r1 <- scratch for copy_loop */
  152. ldr r2, _TEXT_BASE
  153. ldr r3, _bss_start_ofs
  154. add r2, r0, r3 /* r2 <- source end address */
  155. copy_loop:
  156. ldmia r0!, {r9-r10} /* copy from source address [r0] */
  157. stmia r1!, {r9-r10} /* copy to target address [r1] */
  158. cmp r0, r2 /* until source end address [r2] */
  159. blo copy_loop
  160. #ifndef CONFIG_PRELOADER
  161. /*
  162. * fix .rel.dyn relocations
  163. */
  164. ldr r0, _TEXT_BASE /* r0 <- Text base */
  165. sub r9, r6, r0 /* r9 <- relocation offset */
  166. ldr r10, _dynsym_start_ofs /* r10 <- sym table ofs */
  167. add r10, r10, r0 /* r10 <- sym table in FLASH */
  168. ldr r2, _rel_dyn_start_ofs /* r2 <- rel dyn start ofs */
  169. add r2, r2, r0 /* r2 <- rel dyn start in FLASH */
  170. ldr r3, _rel_dyn_end_ofs /* r3 <- rel dyn end ofs */
  171. add r3, r3, r0 /* r3 <- rel dyn end in FLASH */
  172. fixloop:
  173. ldr r0, [r2] /* r0 <- location to fix up, IN FLASH! */
  174. add r0, r0, r9 /* r0 <- location to fix up in RAM */
  175. ldr r1, [r2, #4]
  176. and r8, r1, #0xff
  177. cmp r8, #23 /* relative fixup? */
  178. beq fixrel
  179. cmp r8, #2 /* absolute fixup? */
  180. beq fixabs
  181. /* ignore unknown type of fixup */
  182. b fixnext
  183. fixabs:
  184. /* absolute fix: set location to (offset) symbol value */
  185. mov r1, r1, LSR #4 /* r1 <- symbol index in .dynsym */
  186. add r1, r10, r1 /* r1 <- address of symbol in table */
  187. ldr r1, [r1, #4] /* r1 <- symbol value */
  188. add r1, r9 /* r1 <- relocated sym addr */
  189. b fixnext
  190. fixrel:
  191. /* relative fix: increase location by offset */
  192. ldr r1, [r0]
  193. add r1, r1, r9
  194. fixnext:
  195. str r1, [r0]
  196. add r2, r2, #8 /* each rel.dyn entry is 8 bytes */
  197. cmp r2, r3
  198. blo fixloop
  199. #endif
  200. clear_bss:
  201. #ifndef CONFIG_PRELOADER
  202. ldr r0, _bss_start_ofs
  203. ldr r1, _bss_end_ofs
  204. ldr r3, _TEXT_BASE /* Text base */
  205. mov r4, r6 /* reloc addr */
  206. add r0, r0, r4
  207. add r1, r1, r4
  208. mov r2, #0x00000000 /* clear */
  209. clbss_l:str r2, [r0] /* clear loop... */
  210. add r0, r0, #4
  211. cmp r0, r1
  212. bne clbss_l
  213. bl coloured_LED_init
  214. bl red_LED_on
  215. #endif
  216. /*
  217. * We are done. Do not return, instead branch to second part of board
  218. * initialization, now running from RAM.
  219. */
  220. #ifdef CONFIG_NAND_SPL
  221. ldr r0, _nand_boot_ofs
  222. mov pc, r0
  223. _nand_boot_ofs:
  224. .word nand_boot
  225. #else
  226. ldr r0, _board_init_r_ofs
  227. adr r1, _start
  228. add lr, r0, r1
  229. add lr, lr, r9
  230. /* setup parameters for board_init_r */
  231. mov r0, r5 /* gd_t */
  232. mov r1, r6 /* dest_addr */
  233. /* jump to it ... */
  234. mov pc, lr
  235. _board_init_r_ofs:
  236. .word board_init_r - _start
  237. #endif
  238. _rel_dyn_start_ofs:
  239. .word __rel_dyn_start - _start
  240. _rel_dyn_end_ofs:
  241. .word __rel_dyn_end - _start
  242. _dynsym_start_ofs:
  243. .word __dynsym_start - _start
  244. /*
  245. *************************************************************************
  246. *
  247. * CPU_init_critical registers
  248. *
  249. * setup important registers
  250. * setup memory timing
  251. *
  252. *************************************************************************
  253. */
  254. #ifndef CONFIG_SKIP_LOWLEVEL_INIT
  255. cpu_init_crit:
  256. /* arm_int_generic assumes the ARM boot monitor, or user software,
  257. * has initialized the platform
  258. */
  259. mov pc, lr /* back to my caller */
  260. #endif
  261. /*
  262. *************************************************************************
  263. *
  264. * Interrupt handling
  265. *
  266. *************************************************************************
  267. */
  268. @
  269. @ IRQ stack frame.
  270. @
  271. #define S_FRAME_SIZE 72
  272. #define S_OLD_R0 68
  273. #define S_PSR 64
  274. #define S_PC 60
  275. #define S_LR 56
  276. #define S_SP 52
  277. #define S_IP 48
  278. #define S_FP 44
  279. #define S_R10 40
  280. #define S_R9 36
  281. #define S_R8 32
  282. #define S_R7 28
  283. #define S_R6 24
  284. #define S_R5 20
  285. #define S_R4 16
  286. #define S_R3 12
  287. #define S_R2 8
  288. #define S_R1 4
  289. #define S_R0 0
  290. #define MODE_SVC 0x13
  291. #define I_BIT 0x80
  292. /*
  293. * use bad_save_user_regs for abort/prefetch/undef/swi ...
  294. * use irq_save_user_regs / irq_restore_user_regs for IRQ/FIQ handling
  295. */
  296. .macro bad_save_user_regs
  297. @ carve out a frame on current user stack
  298. sub sp, sp, #S_FRAME_SIZE
  299. stmia sp, {r0 - r12} @ Save user registers (now in svc mode) r0-r12
  300. ldr r2, IRQ_STACK_START_IN
  301. @ get values for "aborted" pc and cpsr (into parm regs)
  302. ldmia r2, {r2 - r3}
  303. add r0, sp, #S_FRAME_SIZE @ grab pointer to old stack
  304. add r5, sp, #S_SP
  305. mov r1, lr
  306. stmia r5, {r0 - r3} @ save sp_SVC, lr_SVC, pc, cpsr
  307. mov r0, sp @ save current stack into r0 (param register)
  308. .endm
  309. .macro irq_save_user_regs
  310. sub sp, sp, #S_FRAME_SIZE
  311. stmia sp, {r0 - r12} @ Calling r0-r12
  312. @ !!!! R8 NEEDS to be saved !!!! a reserved stack spot would be good.
  313. add r8, sp, #S_PC
  314. stmdb r8, {sp, lr}^ @ Calling SP, LR
  315. str lr, [r8, #0] @ Save calling PC
  316. mrs r6, spsr
  317. str r6, [r8, #4] @ Save CPSR
  318. str r0, [r8, #8] @ Save OLD_R0
  319. mov r0, sp
  320. .endm
  321. .macro irq_restore_user_regs
  322. ldmia sp, {r0 - lr}^ @ Calling r0 - lr
  323. mov r0, r0
  324. ldr lr, [sp, #S_PC] @ Get PC
  325. add sp, sp, #S_FRAME_SIZE
  326. subs pc, lr, #4 @ return & move spsr_svc into cpsr
  327. .endm
  328. .macro get_bad_stack
  329. ldr r13, IRQ_STACK_START_IN @ setup our mode stack
  330. str lr, [r13] @ save caller lr in position 0 of saved stack
  331. mrs lr, spsr @ get the spsr
  332. str lr, [r13, #4] @ save spsr in position 1 of saved stack
  333. mov r13, #MODE_SVC @ prepare SVC-Mode
  334. @ msr spsr_c, r13
  335. msr spsr, r13 @ switch modes, make sure moves will execute
  336. mov lr, pc @ capture return pc
  337. movs pc, lr @ jump to next instruction & switch modes.
  338. .endm
  339. .macro get_irq_stack @ setup IRQ stack
  340. ldr sp, IRQ_STACK_START
  341. .endm
  342. .macro get_fiq_stack @ setup FIQ stack
  343. ldr sp, FIQ_STACK_START
  344. .endm
  345. /*
  346. * exception handlers
  347. */
  348. .align 5
  349. .globl undefined_instruction
  350. undefined_instruction:
  351. get_bad_stack
  352. bad_save_user_regs
  353. bl do_undefined_instruction
  354. .align 5
  355. .globl software_interrupt
  356. software_interrupt:
  357. get_bad_stack
  358. bad_save_user_regs
  359. bl do_software_interrupt
  360. .align 5
  361. .globl prefetch_abort
  362. prefetch_abort:
  363. get_bad_stack
  364. bad_save_user_regs
  365. bl do_prefetch_abort
  366. .align 5
  367. .globl data_abort
  368. data_abort:
  369. get_bad_stack
  370. bad_save_user_regs
  371. bl do_data_abort
  372. .align 5
  373. .globl not_used
  374. not_used:
  375. get_bad_stack
  376. bad_save_user_regs
  377. bl do_not_used
  378. #ifdef CONFIG_USE_IRQ
  379. .align 5
  380. .globl irq
  381. irq:
  382. get_irq_stack
  383. irq_save_user_regs
  384. bl do_irq
  385. irq_restore_user_regs
  386. .align 5
  387. .globl fiq
  388. fiq:
  389. get_fiq_stack
  390. /* someone ought to write a more effiction fiq_save_user_regs */
  391. irq_save_user_regs
  392. bl do_fiq
  393. irq_restore_user_regs
  394. #else
  395. .align 5
  396. .globl irq
  397. irq:
  398. get_bad_stack
  399. bad_save_user_regs
  400. bl do_irq
  401. .align 5
  402. .globl fiq
  403. fiq:
  404. get_bad_stack
  405. bad_save_user_regs
  406. bl do_fiq
  407. #endif