fm_eth.h 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125
  1. /*
  2. * Copyright 2009-2011 Freescale Semiconductor, Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License as
  6. * published by the Free Software Foundation; either version 2 of
  7. * the License, or (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software
  16. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  17. * MA 02111-1307 USA
  18. */
  19. #ifndef __FM_ETH_H__
  20. #define __FM_ETH_H__
  21. #include <common.h>
  22. #include <asm/types.h>
  23. #include <asm/fsl_enet.h>
  24. enum fm_port {
  25. FM1_DTSEC1,
  26. FM1_DTSEC2,
  27. FM1_DTSEC3,
  28. FM1_DTSEC4,
  29. FM1_DTSEC5,
  30. FM1_DTSEC6,
  31. FM1_DTSEC9,
  32. FM1_DTSEC10,
  33. FM1_10GEC1,
  34. FM1_10GEC2,
  35. FM2_DTSEC1,
  36. FM2_DTSEC2,
  37. FM2_DTSEC3,
  38. FM2_DTSEC4,
  39. FM2_DTSEC5,
  40. FM2_DTSEC6,
  41. FM2_DTSEC9,
  42. FM2_DTSEC10,
  43. FM2_10GEC1,
  44. FM2_10GEC2,
  45. NUM_FM_PORTS,
  46. };
  47. enum fm_eth_type {
  48. FM_ETH_1G_E,
  49. FM_ETH_10G_E,
  50. };
  51. #define CONFIG_SYS_FM1_DTSEC1_MDIO_ADDR (CONFIG_SYS_FSL_FM1_ADDR + 0xe1120)
  52. #define CONFIG_SYS_FM1_TGEC_MDIO_ADDR (CONFIG_SYS_FSL_FM1_ADDR + 0xf1000)
  53. #define DEFAULT_FM_MDIO_NAME "FSL_MDIO0"
  54. #define DEFAULT_FM_TGEC_MDIO_NAME "FM_TGEC_MDIO"
  55. /* Fman ethernet info struct */
  56. #define FM_ETH_INFO_INITIALIZER(idx, pregs) \
  57. .fm = idx, \
  58. .phy_regs = (void *)pregs, \
  59. .enet_if = PHY_INTERFACE_MODE_NONE, \
  60. #define FM_DTSEC_INFO_INITIALIZER(idx, n) \
  61. { \
  62. FM_ETH_INFO_INITIALIZER(idx, CONFIG_SYS_FM1_DTSEC1_MDIO_ADDR) \
  63. .index = idx, \
  64. .num = n - 1, \
  65. .type = FM_ETH_1G_E, \
  66. .port = FM##idx##_DTSEC##n, \
  67. .rx_port_id = RX_PORT_1G_BASE + n - 1, \
  68. .tx_port_id = TX_PORT_1G_BASE + n - 1, \
  69. .compat_offset = CONFIG_SYS_FSL_FM##idx##_OFFSET + \
  70. offsetof(struct ccsr_fman, mac_1g[n-1]),\
  71. }
  72. #define FM_TGEC_INFO_INITIALIZER(idx, n) \
  73. { \
  74. FM_ETH_INFO_INITIALIZER(idx, CONFIG_SYS_FM1_TGEC_MDIO_ADDR) \
  75. .index = idx, \
  76. .num = n - 1, \
  77. .type = FM_ETH_10G_E, \
  78. .port = FM##idx##_10GEC##n, \
  79. .rx_port_id = RX_PORT_10G_BASE + n - 1, \
  80. .tx_port_id = TX_PORT_10G_BASE + n - 1, \
  81. .compat_offset = CONFIG_SYS_FSL_FM##idx##_OFFSET + \
  82. offsetof(struct ccsr_fman, mac_10g[n-1]),\
  83. }
  84. struct fm_eth_info {
  85. u8 enabled;
  86. u8 fm;
  87. u8 num;
  88. u8 phy_addr;
  89. int index;
  90. u16 rx_port_id;
  91. u16 tx_port_id;
  92. enum fm_port port;
  93. enum fm_eth_type type;
  94. void *phy_regs;
  95. phy_interface_t enet_if;
  96. u32 compat_offset;
  97. struct mii_dev *bus;
  98. };
  99. struct tgec_mdio_info {
  100. struct tgec_mdio_controller *regs;
  101. char *name;
  102. };
  103. int fm_tgec_mdio_init(bd_t *bis, struct tgec_mdio_info *info);
  104. int fm_standard_init(bd_t *bis);
  105. void fman_enet_init(void);
  106. void fdt_fixup_fman_ethernet(void *fdt);
  107. phy_interface_t fm_info_get_enet_if(enum fm_port port);
  108. void fm_info_set_phy_address(enum fm_port port, int address);
  109. int fm_info_get_phy_address(enum fm_port port);
  110. void fm_info_set_mdio(enum fm_port port, struct mii_dev *bus);
  111. void fm_disable_port(enum fm_port port);
  112. #endif