at91sam9x5ek.h 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181
  1. /*
  2. * Copyright (C) 2012 Atmel Corporation
  3. *
  4. * Configuation settings for the AT91SAM9X5EK board.
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #ifndef __CONFIG_H__
  25. #define __CONFIG_H__
  26. #include <asm/hardware.h>
  27. /* ARM asynchronous clock */
  28. #define CONFIG_SYS_AT91_SLOW_CLOCK 32768
  29. #define CONFIG_SYS_AT91_MAIN_CLOCK 12000000 /* 12 MHz crystal */
  30. #define CONFIG_SYS_HZ 1000
  31. #define CONFIG_AT91SAM9X5EK
  32. #define CONFIG_AT91FAMILY
  33. #define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
  34. #define CONFIG_SETUP_MEMORY_TAGS
  35. #define CONFIG_INITRD_TAG
  36. #define CONFIG_SKIP_LOWLEVEL_INIT
  37. #define CONFIG_BOARD_EARLY_INIT_F
  38. #define CONFIG_DISPLAY_CPUINFO
  39. /* general purpose I/O */
  40. #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */
  41. #define CONFIG_AT91_GPIO
  42. /* serial console */
  43. #define CONFIG_ATMEL_USART
  44. #define CONFIG_USART_BASE ATMEL_BASE_DBGU
  45. #define CONFIG_USART_ID ATMEL_ID_SYS
  46. /* LCD */
  47. #define CONFIG_LCD
  48. #define LCD_BPP LCD_COLOR16
  49. #define LCD_OUTPUT_BPP 24
  50. #define CONFIG_LCD_LOGO
  51. #undef LCD_TEST_PATTERN
  52. #define CONFIG_LCD_INFO
  53. #define CONFIG_LCD_INFO_BELOW_LOGO
  54. #define CONFIG_SYS_WHITE_ON_BLACK
  55. #define CONFIG_ATMEL_HLCD
  56. #define CONFIG_ATMEL_LCD_RGB565
  57. #define CONFIG_SYS_CONSOLE_IS_IN_ENV
  58. #define CONFIG_BOOTDELAY 3
  59. /*
  60. * BOOTP options
  61. */
  62. #define CONFIG_BOOTP_BOOTFILESIZE
  63. #define CONFIG_BOOTP_BOOTPATH
  64. #define CONFIG_BOOTP_GATEWAY
  65. #define CONFIG_BOOTP_HOSTNAME
  66. /*
  67. * Command line configuration.
  68. */
  69. #include <config_cmd_default.h>
  70. #undef CONFIG_CMD_FPGA
  71. #undef CONFIG_CMD_IMI
  72. #undef CONFIG_CMD_IMLS
  73. #undef CONFIG_CMD_LOADS
  74. #define CONFIG_CMD_PING
  75. #define CONFIG_CMD_DHCP
  76. #define CONFIG_CMD_NAND
  77. /* SDRAM */
  78. #define CONFIG_NR_DRAM_BANKS 1
  79. #define CONFIG_SYS_SDRAM_BASE 0x20000000
  80. #define CONFIG_SYS_SDRAM_SIZE 0x08000000 /* 128 megs */
  81. #define CONFIG_SYS_INIT_SP_ADDR \
  82. (CONFIG_SYS_SDRAM_BASE + 4 * 1024 - GENERATED_GBL_DATA_SIZE)
  83. /* DataFlash */
  84. #ifdef CONFIG_ATMEL_SPI
  85. #define CONFIG_CMD_SF
  86. #define CONFIG_CMD_SPI
  87. #define CONFIG_SPI_FLASH
  88. #define CONFIG_SPI_FLASH_ATMEL
  89. #define CONFIG_SYS_MAX_DATAFLASH_BANKS
  90. #endif
  91. /* no NOR flash */
  92. #define CONFIG_SYS_NO_FLASH
  93. /* NAND flash */
  94. #ifdef CONFIG_CMD_NAND
  95. #define CONFIG_NAND_ATMEL
  96. #define CONFIG_SYS_MAX_NAND_DEVICE 1
  97. #define CONFIG_SYS_NAND_BASE 0x40000000
  98. #define CONFIG_SYS_NAND_DBW_8 1
  99. /* our ALE is AD21 */
  100. #define CONFIG_SYS_NAND_MASK_ALE (1 << 21)
  101. /* our CLE is AD22 */
  102. #define CONFIG_SYS_NAND_MASK_CLE (1 << 22)
  103. #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PD4
  104. #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PD5
  105. #define CONFIG_MTD_DEVICE
  106. #define CONFIG_CMD_MTDPARTS
  107. #define CONFIG_MTD_PARTITIONS
  108. #define CONFIG_RBTREE
  109. #define CONFIG_LZO
  110. #define CONFIG_CMD_UBI
  111. #define CONFIG_CMD_UBIFS
  112. #endif
  113. /* Ethernet */
  114. #define CONFIG_MACB
  115. #define CONFIG_RMII
  116. #define CONFIG_NET_RETRY_COUNT 20
  117. #define CONFIG_MACB_SEARCH_PHY
  118. #define CONFIG_SYS_LOAD_ADDR 0x22000000 /* load address */
  119. #define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
  120. #define CONFIG_SYS_MEMTEST_END 0x26e00000
  121. #ifdef CONFIG_SYS_USE_NANDFLASH
  122. /* bootstrap + u-boot + env + linux in nandflash */
  123. #define CONFIG_ENV_IS_IN_NAND
  124. #define CONFIG_ENV_OFFSET 0xc0000
  125. #define CONFIG_ENV_OFFSET_REDUND 0x100000
  126. #define CONFIG_ENV_SIZE 0x20000 /* 1 sector = 128 kB */
  127. #define CONFIG_BOOTCOMMAND "nand read " \
  128. "0x22000000 0x200000 0x300000; " \
  129. "bootm 0x22000000"
  130. #endif
  131. #define CONFIG_BOOTARGS "mem=128M console=ttyS0,115200 " \
  132. "mtdparts=atmel_nand:" \
  133. "8M(bootstrap/uboot/kernel)ro,-(rootfs) " \
  134. "root=/dev/mtdblock1 rw " \
  135. "rootfstype=ubifs ubi.mtd=1 root=ubi0:rootfs"
  136. #define CONFIG_BAUDRATE 115200
  137. #define CONFIG_SYS_PROMPT "U-Boot> "
  138. #define CONFIG_SYS_CBSIZE 256
  139. #define CONFIG_SYS_MAXARGS 16
  140. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) \
  141. + 16)
  142. #define CONFIG_SYS_LONGHELP
  143. #define CONFIG_CMDLINE_EDITING
  144. #define CONFIG_AUTO_COMPLETE
  145. #define CONFIG_SYS_HUSH_PARSER
  146. /*
  147. * Size of malloc() pool
  148. */
  149. #define CONFIG_SYS_MALLOC_LEN (512 * 1024 + 0x1000)
  150. #ifdef CONFIG_USE_IRQ
  151. #error CONFIG_USE_IRQ not supported
  152. #endif
  153. #endif