ixdp425.h 6.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186
  1. /*
  2. * (C) Copyright 2003
  3. * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
  4. *
  5. * Configuation settings for the IXDP425 board.
  6. *
  7. * See file CREDITS for list of people who contributed to this
  8. * project.
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License as
  12. * published by the Free Software Foundation; either version 2 of
  13. * the License, or (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  23. * MA 02111-1307 USA
  24. */
  25. #ifndef __CONFIG_H
  26. #define __CONFIG_H
  27. /*
  28. * High Level Configuration Options
  29. * (easy to change)
  30. */
  31. #define CONFIG_IXP425 1 /* This is an IXP425 CPU */
  32. #define CONFIG_IXDP425 1 /* on an IXDP425 Board */
  33. #define CONFIG_DISPLAY_CPUINFO 1 /* display cpu info (and speed) */
  34. #define CONFIG_DISPLAY_BOARDINFO 1 /* display board info */
  35. /***************************************************************
  36. * U-boot generic defines start here.
  37. ***************************************************************/
  38. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  39. /*
  40. * Size of malloc() pool
  41. */
  42. #define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
  43. #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  44. /* allow to overwrite serial and ethaddr */
  45. #define CONFIG_ENV_OVERWRITE
  46. #define CONFIG_BAUDRATE 115200
  47. #define CONFIG_COMMANDS (CONFIG_CMD_DFL | CFG_CMD_ELF | CFG_CMD_PCI)
  48. #define CONFIG_PCI
  49. #define CONFIG_NET_MULTI
  50. #define CONFIG_EEPRO100
  51. /* This must be included AFTER the definition of CONFIG_COMMANDS (if any) */
  52. /* These are u-boot generic parameters */
  53. #include <cmd_confdefs.h>
  54. #define CONFIG_BOOTDELAY 3
  55. /*#define CONFIG_ETHADDR 08:00:3e:26:0a:5b*/
  56. #define CONFIG_NETMASK 255.255.255.0
  57. #define CONFIG_IPADDR 192.168.0.21
  58. #define CONFIG_SERVERIP 192.168.0.148
  59. #define CONFIG_BOOTCOMMAND "bootm 50040000"
  60. #define CONFIG_BOOTARGS "root=/dev/mtdblock2 rootfstype=cramfs console=ttyS0,115200"
  61. #define CONFIG_CMDLINE_TAG
  62. #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
  63. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  64. #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
  65. #endif
  66. /*
  67. * Miscellaneous configurable options
  68. */
  69. #define CFG_LONGHELP /* undef to save memory */
  70. #define CFG_PROMPT "=> " /* Monitor Command Prompt */
  71. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  72. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  73. #define CFG_MAXARGS 16 /* max number of command args */
  74. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
  75. #define CFG_MEMTEST_START 0x00400000 /* memtest works on */
  76. #define CFG_MEMTEST_END 0x00800000 /* 4 ... 8 MB in DRAM */
  77. #undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
  78. #define CFG_LOAD_ADDR 0x00010000 /* default load address */
  79. #define CFG_HZ 3333333 /* spec says 66.666 MHz, but it appears to be 33 */
  80. /* valid baudrates */
  81. #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  82. /*
  83. * Stack sizes
  84. *
  85. * The stack sizes are set up in start.S using the settings below
  86. */
  87. #define CONFIG_STACKSIZE (128*1024) /* regular stack */
  88. #ifdef CONFIG_USE_IRQ
  89. #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
  90. #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
  91. #endif
  92. /***************************************************************
  93. * Platform/Board specific defines start here.
  94. ***************************************************************/
  95. /*
  96. * Hardware drivers
  97. */
  98. /*
  99. * select serial console configuration
  100. */
  101. #define CFG_IXP425_CONSOLE IXP425_UART1 /* we use UART1 for console */
  102. /*
  103. * Physical Memory Map
  104. */
  105. #define CONFIG_NR_DRAM_BANKS 1 /* we have 2 banks of DRAM */
  106. #define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
  107. #define PHYS_SDRAM_1_SIZE 0x01000000 /* 16 MB */
  108. #define PHYS_FLASH_1 0x50000000 /* Flash Bank #1 */
  109. #define PHYS_FLASH_SIZE 0x00800000 /* 8 MB */
  110. #define PHYS_FLASH_BANK_SIZE 0x00800000 /* 8 MB Banks */
  111. #define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors (x1) */
  112. #define CFG_DRAM_BASE 0x00000000
  113. #define CFG_DRAM_SIZE 0x01000000
  114. #define CFG_FLASH_BASE PHYS_FLASH_1
  115. #define CFG_MONITOR_BASE CFG_FLASH_BASE
  116. #define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
  117. /*
  118. * Expansion bus settings
  119. */
  120. #define CFG_EXP_CS0 0xbcd23c42
  121. /*
  122. * SDRAM settings
  123. */
  124. #define CFG_SDR_CONFIG 0xd
  125. #define CFG_SDR_MODE_CONFIG 0x1
  126. #define CFG_SDRAM_REFRESH_CNT 0x81a
  127. /*
  128. * GPIO settings
  129. */
  130. /*
  131. * FLASH and environment organization
  132. */
  133. /*
  134. * FLASH and environment organization
  135. */
  136. #define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
  137. #define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
  138. #define CFG_FLASH_CFI /* The flash is CFI compatible */
  139. #define CFG_FLASH_CFI_DRIVER /* Use common CFI driver */
  140. #define CFG_ENV_IS_IN_FLASH 1
  141. #define CFG_FLASH_BANKS_LIST { PHYS_FLASH_1 }
  142. #define CFG_FLASH_CFI_WIDTH FLASH_CFI_16BIT /* no byte writes on IXP4xx */
  143. #define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
  144. #define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
  145. #define CFG_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
  146. #define CFG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */
  147. #define CFG_ENV_ADDR (PHYS_FLASH_1 + 0x20000)
  148. #define CFG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */
  149. #endif /* __CONFIG_H */