IceCube.h 4.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173
  1. /*
  2. * (C) Copyright 2003
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. #ifndef __CONFIG_H
  24. #define __CONFIG_H
  25. /*
  26. * High Level Configuration Options
  27. * (easy to change)
  28. */
  29. #define CONFIG_MPC5XXX 1 /* This is an MPC5xxx CPU */
  30. #define CONFIG_ICECUBE 1 /* ... on IceCube board */
  31. #define CFG_MPC5XXX_CLKIN 33333333 /* ... running at 33MHz */
  32. #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
  33. #define BOOTFLAG_WARM 0x02 /* Software reboot */
  34. #define CFG_CACHELINE_SIZE 32 /* For MPC8260 CPU */
  35. #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
  36. # define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
  37. #endif
  38. /*
  39. * Serial console configuration
  40. */
  41. #define CONFIG_PSC_CONSOLE 1 /* console is on PSC1 */
  42. #define CONFIG_BAUDRATE 115200 /* ... at 115200 bps */
  43. #define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200, 230400 }
  44. /*
  45. * Supported commands
  46. */
  47. #define CONFIG_COMMANDS (CONFIG_CMD_DFL & ~(CFG_CMD_NET))
  48. /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
  49. #include <cmd_confdefs.h>
  50. /*
  51. * Autobooting
  52. */
  53. #define CONFIG_BOOTDELAY 5 /* autoboot after 5 seconds */
  54. #define CONFIG_BOOTCOMMAND "bootm 100000" /* autoboot command */
  55. #define CONFIG_BOOTARGS "root=/dev/ram rw"
  56. /*
  57. * I2C configuration
  58. */
  59. /*
  60. * Flash configuration
  61. */
  62. #define CFG_FLASH_BASE 0xff800000
  63. #define CFG_FLASH_SIZE 0x00800000
  64. /*
  65. * Flash organization
  66. */
  67. #define CFG_MAX_FLASH_BANKS 1 /* max num of memory banks */
  68. #define CFG_MAX_FLASH_SECT 128 /* max num of sects on one chip */
  69. #define CFG_FLASH_ERASE_TOUT 240000 /* Flash Erase Timeout (in ms) */
  70. #define CFG_FLASH_WRITE_TOUT 500 /* Flash Write Timeout (in ms) */
  71. #undef CONFIG_FLASH_16BIT /* Flash is 8-bit */
  72. /*
  73. * Environment settings
  74. */
  75. #define CFG_ENV_IS_IN_FLASH 1
  76. #define CFG_ENV_SIZE 0x10000
  77. #define CFG_ENV_ADDR (CFG_FLASH_BASE + 0x740000)
  78. #define CFG_ENV_SECT_SIZE 0x10000
  79. /*
  80. * Memory map
  81. */
  82. #define CFG_MBAR 0xf0000000
  83. #define CFG_SDRAM_BASE 0x00000000
  84. /* Use SRAM until RAM will be available */
  85. #define CFG_INIT_RAM_ADDR MPC5XXX_SRAM
  86. #define CFG_INIT_RAM_END MPC5XXX_SRAM_SIZE /* End of used area in DPRAM */
  87. #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  88. #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
  89. #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
  90. #define CFG_MONITOR_BASE TEXT_BASE
  91. #if (CFG_MONITOR_BASE < CFG_FLASH_BASE)
  92. # define CFG_RAMBOOT 1
  93. #endif
  94. #define CFG_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
  95. #define CFG_MALLOC_LEN (128 << 10) /* Reserve 128 kB for malloc() */
  96. #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
  97. /*
  98. * Ethernet configuration
  99. */
  100. #if 0
  101. #define CONFIG_NET_MULTI 1
  102. #define CONFIG_MPC5XXX_FEC 1
  103. #endif
  104. /*
  105. * GPIO configuration
  106. */
  107. #define CFG_GPS_PORT_CONFIG 0x00000004
  108. /*
  109. * Miscellaneous configurable options
  110. */
  111. #define CFG_LONGHELP /* undef to save memory */
  112. #define CFG_PROMPT "=> " /* Monitor Command Prompt */
  113. #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
  114. #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
  115. #else
  116. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  117. #endif
  118. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  119. #define CFG_MAXARGS 16 /* max number of command args */
  120. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
  121. #define CFG_MEMTEST_START 0x00100000 /* memtest works on */
  122. #define CFG_MEMTEST_END 0x00f00000 /* 1 ... 15 MB in DRAM */
  123. #define CFG_LOAD_ADDR 0x100000 /* default load address */
  124. #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
  125. /*
  126. * Various low-level settings
  127. */
  128. #define CFG_HID0_INIT 0
  129. #define CFG_HID0_FINAL 0
  130. #define CFG_BOOTCS_START CFG_FLASH_BASE
  131. #define CFG_BOOTCS_SIZE CFG_FLASH_SIZE
  132. #define CFG_BOOTCS_CFG 0x00047801
  133. #define CFG_CS0_START CFG_FLASH_BASE
  134. #define CFG_CS0_SIZE CFG_FLASH_SIZE
  135. #define CFG_CS_BURST 0x00000000
  136. #define CFG_CS_DEADCYCLE 0x33333333
  137. #define CFG_RESET_ADDRESS 0xff000000
  138. #endif /* __CONFIG_H */