EXBITGEN.h 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213
  1. /*
  2. * (C) Copyright 2000
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. *
  5. * See file CREDITS for list of people who contributed to this
  6. * project.
  7. *
  8. * This program is free software; you can redistribute it and/or
  9. * modify it under the terms of the GNU General Public License as
  10. * published by the Free Software Foundation; either version 2 of
  11. * the License, or (at your option) any later version.
  12. *
  13. * This program is distributed in the hope that it will be useful,
  14. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  15. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  16. * GNU General Public License for more details.
  17. *
  18. * You should have received a copy of the GNU General Public License
  19. * along with this program; if not, write to the Free Software
  20. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  21. * MA 02111-1307 USA
  22. */
  23. /*
  24. * board/config.h - configuration options, board specific
  25. */
  26. #ifndef __CONFIG_H
  27. #define __CONFIG_H
  28. /*
  29. * High Level Configuration Options
  30. * (easy to change)
  31. */
  32. #define CONFIG_405GP 1 /* This is a PPC405GP CPU */
  33. #define CONFIG_4xx 1 /* ...member of PPC4xx family */
  34. #define CONFIG_EXBITGEN 1 /* on a Exbit Generic board */
  35. #define CONFIG_BOARD_PRE_INIT 1 /* Call board_pre_init */
  36. #define CONFIG_SYS_CLK_FREQ 25000000 /* external frequency to pll */
  37. /* I2C configuration */
  38. #define CONFIG_HARD_I2C 1 /* I2C with hardware support */
  39. #define CFG_I2C_SPEED 40000 /* I2C speed */
  40. #define CFG_I2C_SLAVE 0x7F /* I2C slave address */
  41. /* environment is in EEPROM */
  42. #define CFG_ENV_IS_IN_EEPROM 1
  43. #undef CFG_ENV_IS_IN_FLASH
  44. #undef CFG_ENV_IS_IN_NVRAM
  45. #ifdef CFG_ENV_IS_IN_EEPROM
  46. #define CFG_I2C_EEPROM_ADDR 0x56 /* 1010110 */
  47. #define CFG_I2C_EEPROM_ADDR_LEN 1 /* 8-bit internal addressing */
  48. #define CFG_I2C_EEPROM_ADDR_OVERFLOW 1 /* ... and 1 bit in I2C address */
  49. #define CFG_EEPROM_PAGE_WRITE_BITS 3 /* 4 bytes per page */
  50. #define CFG_EEPROM_PAGE_WRITE_DELAY_MS 40 /* write takes up to 40 msec */
  51. #define CFG_ENV_OFFSET 4 /* Offset of Environment Sector */
  52. #define CFG_ENV_SIZE 350 /* that is 350 bytes only! */
  53. #endif
  54. #define CONFIG_BOOTDELAY 10 /* autoboot after 10 seconds */
  55. /* Explanation:
  56. autbooting is altogether disabled and cannot be
  57. enabled if CONFIG_BOOTDELAY is negative.
  58. If you want shorter bootdelay, then
  59. - "setenv bootdelay <delay>" to the proper value
  60. */
  61. #define CONFIG_BOOTCOMMAND "bootm 20400000 20800000"
  62. #define CONFIG_BOOTARGS "root=/dev/ram " \
  63. "ramdisk_size=32768 " \
  64. "console=ttyS0,115200 " \
  65. "ram=128M debug"
  66. #define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
  67. #define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
  68. #define CONFIG_MII 1 /* MII PHY management */
  69. #define CONFIG_PHY_ADDR 0 /* PHY address */
  70. #define CONFIG_COMMANDS (CONFIG_CMD_DFL)
  71. /* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
  72. #include <cmd_confdefs.h>
  73. #undef CONFIG_WATCHDOG /* watchdog disabled */
  74. /*
  75. * Miscellaneous configurable options
  76. */
  77. #define CFG_LONGHELP /* undef to save memory */
  78. #define CFG_PROMPT "=> " /* Monitor Command Prompt */
  79. #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
  80. #define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
  81. #else
  82. #define CFG_CBSIZE 256 /* Console I/O Buffer Size */
  83. #endif
  84. #define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
  85. #define CFG_MAXARGS 16 /* max number of command args */
  86. #define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
  87. #define CFG_MEMTEST_START 0x0400000 /* memtest works on */
  88. #define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
  89. /* UART configuration */
  90. #define CFG_BASE_BAUD 691200
  91. /* Default baud rate */
  92. #define CONFIG_BAUDRATE 115200
  93. /* The following table includes the supported baudrates */
  94. #define CFG_BAUDRATE_TABLE \
  95. { 300, 600, 1200, 2400, 4800, 9600, 19200, 38400, \
  96. 57600, 115200, 230400, 460800, 921600 }
  97. #define CFG_CLKS_IN_HZ 1 /* everything, incl board info, in Hz */
  98. #define CFG_LOAD_ADDR 0x100000 /* default load address */
  99. #define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */
  100. #define CFG_HZ 1000 /* decrementer freq: 1 ms ticks */
  101. /*-----------------------------------------------------------------------
  102. * PCI stuff
  103. *-----------------------------------------------------------------------
  104. */
  105. #undef CONFIG_PCI /* no pci support */
  106. /*-----------------------------------------------------------------------
  107. * External peripheral base address
  108. *-----------------------------------------------------------------------
  109. */
  110. #undef CONFIG_IDE_PCMCIA /* no pcmcia interface required */
  111. #undef CONFIG_IDE_LED /* no led for ide supported */
  112. #undef CONFIG_IDE_RESET /* no reset for ide supported */
  113. #define CFG_KEY_REG_BASE_ADDR 0xF0100000
  114. #define CFG_IR_REG_BASE_ADDR 0xF0200000
  115. #define CFG_FPGA_REG_BASE_ADDR 0xF0300000
  116. /*-----------------------------------------------------------------------
  117. * Start addresses for the final memory configuration
  118. * (Set up by the startup code)
  119. * Please note that CFG_SDRAM_BASE _must_ start at 0
  120. */
  121. #define CFG_SDRAM_BASE 0x00000000
  122. #define CFG_FLASH0_BASE 0xFFF80000
  123. #define CFG_FLASH0_SIZE 0x00080000
  124. #define CFG_FLASH1_BASE 0x20000000
  125. #define CFG_FLASH1_SIZE 0x02000000
  126. #define CFG_FLASH_BASE CFG_FLASH0_BASE
  127. #define CFG_FLASH_SIZE CFG_FLASH0_SIZE
  128. #define CFG_MONITOR_BASE TEXT_BASE
  129. #define CFG_MONITOR_LEN (192 * 1024) /* Reserve 196 kB for Monitor */
  130. #define CFG_MALLOC_LEN (128 * 1024) /* Reserve 128 kB for malloc() */
  131. #if CFG_MONITOR_BASE < CFG_FLASH0_BASE
  132. #define CFG_RAMSTART
  133. #endif
  134. /*
  135. * For booting Linux, the board info and command line data
  136. * have to be in the first 8 MB of memory, since this is
  137. * the maximum mapped by the Linux kernel during initialization.
  138. */
  139. #define CFG_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
  140. /*-----------------------------------------------------------------------
  141. * FLASH organization
  142. */
  143. #define CFG_MAX_FLASH_BANKS 5 /* max number of memory banks */
  144. #define CFG_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
  145. #define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
  146. #define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
  147. #ifdef CFG_ENV_IS_IN_FLASH
  148. #define CFG_ENV_OFFSET 0x00060000 /* Offset of Environment Sector */
  149. #define CFG_ENV_SIZE 0x00010000 /* Total Size of Environment Sector */
  150. #define CFG_ENV_SECT_SIZE 0x00010000 /* see README - env sector total size */
  151. #endif
  152. /* On Chip Memory location/size */
  153. #define CFG_OCM_DATA_ADDR 0xF8000000
  154. #define CFG_OCM_DATA_SIZE 0x1000
  155. /* Global info and initial stack */
  156. #define CFG_INIT_RAM_ADDR CFG_OCM_DATA_ADDR /* inside of on-chip SRAM */
  157. #define CFG_INIT_RAM_END CFG_OCM_DATA_SIZE /* End of used area in RAM */
  158. #define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  159. #define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
  160. #define CFG_INIT_SP_OFFSET CFG_GBL_DATA_OFFSET
  161. /* Cache configuration */
  162. #define CFG_DCACHE_SIZE 8192
  163. #define CFG_CACHELINE_SIZE 32
  164. /*
  165. * Internal Definitions
  166. *
  167. * Boot Flags
  168. */
  169. #define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
  170. #define BOOTFLAG_WARM 0x02 /* Software reboot */
  171. #if (CONFIG_COMMANDS & CFG_CMD_KGDB)
  172. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  173. #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
  174. #endif
  175. #endif /* __CONFIG_H */