smdkv310.c 3.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139
  1. /*
  2. * Copyright (C) 2011 Samsung Electronics
  3. *
  4. * See file CREDITS for list of people who contributed to this
  5. * project.
  6. *
  7. * This program is free software; you can redistribute it and/or
  8. * modify it under the terms of the GNU General Public License as
  9. * published by the Free Software Foundation; either version 2 of
  10. * the License, or (at your option) any later version.
  11. *
  12. * This program is distributed in the hope that it will be useful,
  13. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  14. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  15. * GNU General Public License for more details.
  16. *
  17. * You should have received a copy of the GNU General Public License
  18. * along with this program; if not, write to the Free Software
  19. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  20. * MA 02111-1307 USA
  21. */
  22. #include <common.h>
  23. #include <asm/io.h>
  24. #include <netdev.h>
  25. #include <asm/arch/cpu.h>
  26. #include <asm/arch/gpio.h>
  27. #include <asm/arch/mmc.h>
  28. #include <asm/arch/sromc.h>
  29. DECLARE_GLOBAL_DATA_PTR;
  30. struct s5pc210_gpio_part1 *gpio1;
  31. struct s5pc210_gpio_part2 *gpio2;
  32. static void smc9115_pre_init(void)
  33. {
  34. u32 smc_bw_conf, smc_bc_conf;
  35. /* gpio configuration GPK0CON */
  36. s5p_gpio_cfg_pin(&gpio2->y0, CONFIG_ENV_SROM_BANK, GPIO_FUNC(2));
  37. /* Ethernet needs bus width of 16 bits */
  38. smc_bw_conf = SROMC_DATA16_WIDTH(CONFIG_ENV_SROM_BANK);
  39. smc_bc_conf = SROMC_BC_TACS(0x0F) | SROMC_BC_TCOS(0x0F)
  40. | SROMC_BC_TACC(0x0F) | SROMC_BC_TCOH(0x0F)
  41. | SROMC_BC_TAH(0x0F) | SROMC_BC_TACP(0x0F)
  42. | SROMC_BC_PMC(0x0F);
  43. /* Select and configure the SROMC bank */
  44. s5p_config_sromc(CONFIG_ENV_SROM_BANK, smc_bw_conf, smc_bc_conf);
  45. }
  46. int board_init(void)
  47. {
  48. gpio1 = (struct s5pc210_gpio_part1 *) S5PC210_GPIO_PART1_BASE;
  49. gpio2 = (struct s5pc210_gpio_part2 *) S5PC210_GPIO_PART2_BASE;
  50. smc9115_pre_init();
  51. gd->bd->bi_boot_params = (PHYS_SDRAM_1 + 0x100UL);
  52. return 0;
  53. }
  54. int dram_init(void)
  55. {
  56. gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE)
  57. + get_ram_size((long *)PHYS_SDRAM_2, PHYS_SDRAM_2_SIZE)
  58. + get_ram_size((long *)PHYS_SDRAM_3, PHYS_SDRAM_3_SIZE)
  59. + get_ram_size((long *)PHYS_SDRAM_4, PHYS_SDRAM_4_SIZE);
  60. return 0;
  61. }
  62. void dram_init_banksize(void)
  63. {
  64. gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
  65. gd->bd->bi_dram[0].size = get_ram_size((long *)PHYS_SDRAM_1, \
  66. PHYS_SDRAM_1_SIZE);
  67. gd->bd->bi_dram[1].start = PHYS_SDRAM_2;
  68. gd->bd->bi_dram[1].size = get_ram_size((long *)PHYS_SDRAM_2, \
  69. PHYS_SDRAM_2_SIZE);
  70. gd->bd->bi_dram[2].start = PHYS_SDRAM_3;
  71. gd->bd->bi_dram[2].size = get_ram_size((long *)PHYS_SDRAM_3, \
  72. PHYS_SDRAM_3_SIZE);
  73. gd->bd->bi_dram[3].start = PHYS_SDRAM_4;
  74. gd->bd->bi_dram[3].size = get_ram_size((long *)PHYS_SDRAM_4, \
  75. PHYS_SDRAM_4_SIZE);
  76. }
  77. int board_eth_init(bd_t *bis)
  78. {
  79. int rc = 0;
  80. #ifdef CONFIG_SMC911X
  81. rc = smc911x_initialize(0, CONFIG_SMC911X_BASE);
  82. #endif
  83. return rc;
  84. }
  85. #ifdef CONFIG_DISPLAY_BOARDINFO
  86. int checkboard(void)
  87. {
  88. printf("\nBoard: SMDKV310\n");
  89. return 0;
  90. }
  91. #endif
  92. #ifdef CONFIG_GENERIC_MMC
  93. int board_mmc_init(bd_t *bis)
  94. {
  95. int i, err;
  96. /*
  97. * MMC2 SD card GPIO:
  98. *
  99. * GPK2[0] SD_2_CLK(2)
  100. * GPK2[1] SD_2_CMD(2)
  101. * GPK2[2] SD_2_CDn
  102. * GPK2[3:6] SD_2_DATA[0:3](2)
  103. */
  104. for (i = 0; i < 7; i++) {
  105. /* GPK2[0:6] special function 2 */
  106. s5p_gpio_cfg_pin(&gpio2->k2, i, GPIO_FUNC(0x2));
  107. /* GPK2[0:6] drv 4x */
  108. s5p_gpio_set_drv(&gpio2->k2, i, GPIO_DRV_4X);
  109. /* GPK2[0:1] pull disable */
  110. if (i == 0 || i == 1) {
  111. s5p_gpio_set_pull(&gpio2->k2, i, GPIO_PULL_NONE);
  112. continue;
  113. }
  114. /* GPK2[2:6] pull up */
  115. s5p_gpio_set_pull(&gpio2->k2, i, GPIO_PULL_UP);
  116. }
  117. err = s5p_mmc_init(2, 4);
  118. return err;
  119. }
  120. #endif