omap3_beagle.h 11 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367
  1. /*
  2. * (C) Copyright 2006-2008
  3. * Texas Instruments.
  4. * Richard Woodruff <r-woodruff2@ti.com>
  5. * Syed Mohammed Khasim <x0khasim@ti.com>
  6. *
  7. * Configuration settings for the TI OMAP3530 Beagle board.
  8. *
  9. * See file CREDITS for list of people who contributed to this
  10. * project.
  11. *
  12. * This program is free software; you can redistribute it and/or
  13. * modify it under the terms of the GNU General Public License as
  14. * published by the Free Software Foundation; either version 2 of
  15. * the License, or (at your option) any later version.
  16. *
  17. * This program is distributed in the hope that it will be useful,
  18. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. * GNU General Public License for more details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  25. * MA 02111-1307 USA
  26. */
  27. #ifndef __CONFIG_H
  28. #define __CONFIG_H
  29. /*
  30. * High Level Configuration Options
  31. */
  32. #define CONFIG_OMAP 1 /* in a TI OMAP core */
  33. #define CONFIG_OMAP34XX 1 /* which is a 34XX */
  34. #define CONFIG_OMAP3430 1 /* which is in a 3430 */
  35. #define CONFIG_OMAP3_BEAGLE 1 /* working with BEAGLE */
  36. #define CONFIG_SDRC /* The chip has SDRC controller */
  37. #include <asm/arch/cpu.h> /* get chip and board defs */
  38. #include <asm/arch/omap3.h>
  39. /*
  40. * Display CPU and Board information
  41. */
  42. #define CONFIG_DISPLAY_CPUINFO 1
  43. #define CONFIG_DISPLAY_BOARDINFO 1
  44. /* Clock Defines */
  45. #define V_OSCK 26000000 /* Clock output from T2 */
  46. #define V_SCLK (V_OSCK >> 1)
  47. #undef CONFIG_USE_IRQ /* no support for IRQs */
  48. #define CONFIG_MISC_INIT_R
  49. #define CONFIG_OF_LIBFDT 1
  50. #define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
  51. #define CONFIG_SETUP_MEMORY_TAGS 1
  52. #define CONFIG_INITRD_TAG 1
  53. #define CONFIG_REVISION_TAG 1
  54. /*
  55. * Size of malloc() pool
  56. */
  57. #define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
  58. /* Sector */
  59. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + (128 << 10))
  60. /*
  61. * Hardware drivers
  62. */
  63. /*
  64. * NS16550 Configuration
  65. */
  66. #define V_NS16550_CLK 48000000 /* 48MHz (APLL96/2) */
  67. #define CONFIG_SYS_NS16550
  68. #define CONFIG_SYS_NS16550_SERIAL
  69. #define CONFIG_SYS_NS16550_REG_SIZE (-4)
  70. #define CONFIG_SYS_NS16550_CLK V_NS16550_CLK
  71. /*
  72. * select serial console configuration
  73. */
  74. #define CONFIG_CONS_INDEX 3
  75. #define CONFIG_SYS_NS16550_COM3 OMAP34XX_UART3
  76. #define CONFIG_SERIAL3 3 /* UART3 on Beagle Rev 2 */
  77. /* allow to overwrite serial and ethaddr */
  78. #define CONFIG_ENV_OVERWRITE
  79. #define CONFIG_BAUDRATE 115200
  80. #define CONFIG_SYS_BAUDRATE_TABLE {4800, 9600, 19200, 38400, 57600,\
  81. 115200}
  82. #define CONFIG_GENERIC_MMC 1
  83. #define CONFIG_MMC 1
  84. #define CONFIG_OMAP_HSMMC 1
  85. #define CONFIG_DOS_PARTITION 1
  86. /* Status LED */
  87. #define CONFIG_STATUS_LED 1
  88. #define CONFIG_BOARD_SPECIFIC_LED 1
  89. #define STATUS_LED_BIT 0x01
  90. #define STATUS_LED_STATE STATUS_LED_ON
  91. #define STATUS_LED_PERIOD (CONFIG_SYS_HZ / 2)
  92. #define STATUS_LED_BIT1 0x02
  93. #define STATUS_LED_STATE1 STATUS_LED_ON
  94. #define STATUS_LED_PERIOD1 (CONFIG_SYS_HZ / 2)
  95. #define STATUS_LED_BOOT STATUS_LED_BIT
  96. #define STATUS_LED_GREEN STATUS_LED_BIT1
  97. /* DDR - I use Micron DDR */
  98. #define CONFIG_OMAP3_MICRON_DDR 1
  99. /* USB */
  100. #define CONFIG_MUSB_UDC 1
  101. #define CONFIG_USB_OMAP3 1
  102. #define CONFIG_TWL4030_USB 1
  103. /* USB device configuration */
  104. #define CONFIG_USB_DEVICE 1
  105. #define CONFIG_USB_TTY 1
  106. #define CONFIG_SYS_CONSOLE_IS_IN_ENV 1
  107. /* USB EHCI */
  108. #define CONFIG_CMD_USB
  109. #define CONFIG_USB_EHCI
  110. #define CONFIG_SYS_USB_EHCI_MAX_ROOT_PORTS 3
  111. #define CONFIG_USB_HOST_ETHER
  112. #define CONFIG_USB_ETHER_SMSC95XX
  113. #define CONFIG_USB_ETHER_ASIX
  114. #define CONFIG_NET_MULTI
  115. /* commands to include */
  116. #include <config_cmd_default.h>
  117. #define CONFIG_CMD_CACHE
  118. #define CONFIG_CMD_EXT2 /* EXT2 Support */
  119. #define CONFIG_CMD_FAT /* FAT support */
  120. #define CONFIG_CMD_JFFS2 /* JFFS2 Support */
  121. #define CONFIG_CMD_MTDPARTS /* Enable MTD parts commands */
  122. #define CONFIG_MTD_DEVICE /* needed for mtdparts commands */
  123. #define MTDIDS_DEFAULT "nand0=nand"
  124. #define MTDPARTS_DEFAULT "mtdparts=nand:512k(x-loader),"\
  125. "1920k(u-boot),128k(u-boot-env),"\
  126. "4m(kernel),-(fs)"
  127. #define CONFIG_CMD_I2C /* I2C serial bus support */
  128. #define CONFIG_CMD_MMC /* MMC support */
  129. #define CONFIG_USB_STORAGE /* USB storage support */
  130. #define CONFIG_CMD_NAND /* NAND support */
  131. #define CONFIG_CMD_LED /* LED support */
  132. #define CONFIG_CMD_NET /* bootp, tftpboot, rarpboot */
  133. #define CONFIG_CMD_NFS /* NFS support */
  134. #define CONFIG_CMD_PING
  135. #define CONFIG_CMD_DHCP
  136. #define CONFIG_CMD_SETEXPR /* Evaluate expressions */
  137. #undef CONFIG_CMD_FLASH /* flinfo, erase, protect */
  138. #undef CONFIG_CMD_FPGA /* FPGA configuration Support */
  139. #undef CONFIG_CMD_IMI /* iminfo */
  140. #undef CONFIG_CMD_IMLS /* List all found images */
  141. #define CONFIG_SYS_NO_FLASH
  142. #define CONFIG_HARD_I2C 1
  143. #define CONFIG_SYS_I2C_SPEED 100000
  144. #define CONFIG_SYS_I2C_SLAVE 1
  145. #define CONFIG_SYS_I2C_BUS 0
  146. #define CONFIG_SYS_I2C_BUS_SELECT 1
  147. #define CONFIG_I2C_MULTI_BUS 1
  148. #define CONFIG_DRIVER_OMAP34XX_I2C 1
  149. #define CONFIG_VIDEO_OMAP3 /* DSS Support */
  150. /*
  151. * TWL4030
  152. */
  153. #define CONFIG_TWL4030_POWER 1
  154. #define CONFIG_TWL4030_LED 1
  155. /*
  156. * Board NAND Info.
  157. */
  158. #define CONFIG_SYS_NAND_QUIET_TEST 1
  159. #define CONFIG_NAND_OMAP_GPMC
  160. #define CONFIG_SYS_NAND_ADDR NAND_BASE /* physical address */
  161. /* to access nand */
  162. #define CONFIG_SYS_NAND_BASE NAND_BASE /* physical address */
  163. /* to access nand at */
  164. /* CS0 */
  165. #define GPMC_NAND_ECC_LP_x16_LAYOUT 1
  166. #define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND */
  167. /* devices */
  168. #define CONFIG_JFFS2_NAND
  169. /* nand device jffs2 lives on */
  170. #define CONFIG_JFFS2_DEV "nand0"
  171. /* start of jffs2 partition */
  172. #define CONFIG_JFFS2_PART_OFFSET 0x680000
  173. #define CONFIG_JFFS2_PART_SIZE 0xf980000 /* size of jffs2 */
  174. /* partition */
  175. /* Environment information */
  176. #define CONFIG_BOOTDELAY 2
  177. #define CONFIG_EXTRA_ENV_SETTINGS \
  178. "loadaddr=0x82000000\0" \
  179. "usbtty=cdc_acm\0" \
  180. "usbethaddr=de:ad:be:ef\0" \
  181. "bootfile=uImage.beagle\0" \
  182. "console=ttyS2,115200n8\0" \
  183. "mpurate=auto\0" \
  184. "buddy=none "\
  185. "vram=12M\0" \
  186. "dvimode=1024x768MR-16@60\0" \
  187. "defaultdisplay=dvi\0" \
  188. "mmcdev=0\0" \
  189. "mmcroot=/dev/mmcblk0p2 rw\0" \
  190. "mmcrootfstype=ext3 rootwait\0" \
  191. "nandroot=/dev/mtdblock4 rw\0" \
  192. "nandrootfstype=jffs2\0" \
  193. "mmcargs=setenv bootargs console=${console} " \
  194. "mpurate=${mpurate} " \
  195. "buddy=${buddy} "\
  196. "vram=${vram} " \
  197. "omapfb.mode=dvi:${dvimode} " \
  198. "omapdss.def_disp=${defaultdisplay} " \
  199. "root=${mmcroot} " \
  200. "rootfstype=${mmcrootfstype}\0" \
  201. "nandargs=setenv bootargs console=${console} " \
  202. "mpurate=${mpurate} " \
  203. "buddy=${buddy} "\
  204. "vram=${vram} " \
  205. "omapfb.mode=dvi:${dvimode} " \
  206. "omapdss.def_disp=${defaultdisplay} " \
  207. "root=${nandroot} " \
  208. "rootfstype=${nandrootfstype}\0" \
  209. "bootenv=uEnv.txt\0" \
  210. "loadbootenv=fatload mmc ${mmcdev} ${loadaddr} ${bootenv}\0" \
  211. "importbootenv=echo Importing environment from mmc ...; " \
  212. "env import -t $loadaddr $filesize\0" \
  213. "loaduimagefat=fatload mmc ${mmcdev} ${loadaddr} uImage\0" \
  214. "loaduimage=ext2load mmc ${mmcdev}:2 ${loadaddr} /boot/uImage\0" \
  215. "mmcboot=echo Booting from mmc ...; " \
  216. "run mmcargs; " \
  217. "bootm ${loadaddr}\0" \
  218. "nandboot=echo Booting from nand ...; " \
  219. "run nandargs; " \
  220. "nand read ${loadaddr} 280000 400000; " \
  221. "bootm ${loadaddr}\0" \
  222. #define CONFIG_BOOTCOMMAND \
  223. "if mmc rescan ${mmcdev}; then " \
  224. "if userbutton; then " \
  225. "setenv bootenv user.txt;" \
  226. "fi;" \
  227. "echo SD/MMC found on device ${mmcdev};" \
  228. "if run loadbootenv; then " \
  229. "echo Loaded environment from ${bootenv};" \
  230. "run importbootenv;" \
  231. "fi;" \
  232. "if test -n $uenvcmd; then " \
  233. "echo Running uenvcmd ...;" \
  234. "run uenvcmd;" \
  235. "fi;" \
  236. "if run loaduimage; then " \
  237. "run mmcboot;" \
  238. "fi;" \
  239. "fi;" \
  240. "run nandboot;" \
  241. #define CONFIG_AUTO_COMPLETE 1
  242. /*
  243. * Miscellaneous configurable options
  244. */
  245. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  246. #define CONFIG_SYS_HUSH_PARSER /* use "hush" command parser */
  247. #define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
  248. #define CONFIG_SYS_PROMPT "OMAP3 beagleboard.org # "
  249. #define CONFIG_SYS_CBSIZE 512 /* Console I/O Buffer Size */
  250. /* Print Buffer Size */
  251. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE + \
  252. sizeof(CONFIG_SYS_PROMPT) + 16)
  253. #define CONFIG_SYS_MAXARGS 32 /* max number of command args */
  254. /* Boot Argument Buffer Size */
  255. #define CONFIG_SYS_BARGSIZE (CONFIG_SYS_CBSIZE)
  256. #define CONFIG_SYS_ALT_MEMTEST 1
  257. #define CONFIG_SYS_MEMTEST_START (0x82000000) /* memtest */
  258. /* defaults */
  259. #define CONFIG_SYS_MEMTEST_END (0x87FFFFFF) /* 128MB */
  260. #define CONFIG_SYS_MEMTEST_SCRATCH (0x81000000) /* dummy address */
  261. #define CONFIG_SYS_LOAD_ADDR (OMAP34XX_SDRC_CS0) /* default */
  262. /* load address */
  263. /*
  264. * OMAP3 has 12 GP timers, they can be driven by the system clock
  265. * (12/13/16.8/19.2/38.4MHz) or by 32KHz clock. We use 13MHz (V_SCLK).
  266. * This rate is divided by a local divisor.
  267. */
  268. #define CONFIG_SYS_TIMERBASE (OMAP34XX_GPT2)
  269. #define CONFIG_SYS_PTV 2 /* Divisor: 2^(PTV+1) => 8 */
  270. #define CONFIG_SYS_HZ 1000
  271. /*-----------------------------------------------------------------------
  272. * Stack sizes
  273. *
  274. * The stack sizes are set up in start.S using the settings below
  275. */
  276. #define CONFIG_STACKSIZE (128 << 10) /* regular stack 128 KiB */
  277. #ifdef CONFIG_USE_IRQ
  278. #define CONFIG_STACKSIZE_IRQ (4 << 10) /* IRQ stack 4 KiB */
  279. #define CONFIG_STACKSIZE_FIQ (4 << 10) /* FIQ stack 4 KiB */
  280. #endif
  281. /*-----------------------------------------------------------------------
  282. * Physical Memory Map
  283. */
  284. #define CONFIG_NR_DRAM_BANKS 2 /* CS1 may or may not be populated */
  285. #define PHYS_SDRAM_1 OMAP34XX_SDRC_CS0
  286. #define PHYS_SDRAM_1_SIZE (32 << 20) /* at least 32 MiB */
  287. #define PHYS_SDRAM_2 OMAP34XX_SDRC_CS1
  288. /* SDRAM Bank Allocation method */
  289. #define SDRC_R_B_C 1
  290. /*-----------------------------------------------------------------------
  291. * FLASH and environment organization
  292. */
  293. /* **** PISMO SUPPORT *** */
  294. /* Configure the PISMO */
  295. #define PISMO1_NAND_SIZE GPMC_SIZE_128M
  296. #define PISMO1_ONEN_SIZE GPMC_SIZE_128M
  297. #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 2 sectors */
  298. #if defined(CONFIG_CMD_NAND)
  299. #define CONFIG_SYS_FLASH_BASE PISMO1_NAND_BASE
  300. #endif
  301. /* Monitor at start of flash */
  302. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
  303. #define CONFIG_SYS_ONENAND_BASE ONENAND_MAP
  304. #define CONFIG_ENV_IS_IN_NAND 1
  305. #define ONENAND_ENV_OFFSET 0x260000 /* environment starts here */
  306. #define SMNAND_ENV_OFFSET 0x260000 /* environment starts here */
  307. #define CONFIG_SYS_ENV_SECT_SIZE (128 << 10) /* 128 KiB */
  308. #define CONFIG_ENV_OFFSET SMNAND_ENV_OFFSET
  309. #define CONFIG_ENV_ADDR SMNAND_ENV_OFFSET
  310. #define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
  311. #define CONFIG_SYS_INIT_RAM_ADDR 0x4020f800
  312. #define CONFIG_SYS_INIT_RAM_SIZE 0x800
  313. #define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_INIT_RAM_ADDR + \
  314. CONFIG_SYS_INIT_RAM_SIZE - \
  315. GENERATED_GBL_DATA_SIZE)
  316. #define CONFIG_OMAP3_SPI
  317. #endif /* __CONFIG_H */