ixdp425.h 6.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202
  1. /*
  2. * (C) Copyright 2003
  3. * Kyle Harris, Nexus Technologies, Inc. kharris@nexus-tech.net
  4. *
  5. * Configuation settings for the IXDP425 board.
  6. *
  7. * See file CREDITS for list of people who contributed to this
  8. * project.
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License as
  12. * published by the Free Software Foundation; either version 2 of
  13. * the License, or (at your option) any later version.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  18. * GNU General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  23. * MA 02111-1307 USA
  24. */
  25. #ifndef __CONFIG_H
  26. #define __CONFIG_H
  27. /*
  28. * High Level Configuration Options
  29. * (easy to change)
  30. */
  31. #define CONFIG_IXP425 1 /* This is an IXP425 CPU */
  32. #define CONFIG_IXDP425 1 /* on an IXDP425 Board */
  33. #define CONFIG_DISPLAY_CPUINFO 1 /* display cpu info (and speed) */
  34. #define CONFIG_DISPLAY_BOARDINFO 1 /* display board info */
  35. /***************************************************************
  36. * U-boot generic defines start here.
  37. ***************************************************************/
  38. #undef CONFIG_USE_IRQ /* we don't need IRQ/FIQ stuff */
  39. /*
  40. * Size of malloc() pool
  41. */
  42. #define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024)
  43. #define CONFIG_SYS_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
  44. /* allow to overwrite serial and ethaddr */
  45. #define CONFIG_ENV_OVERWRITE
  46. #define CONFIG_BAUDRATE 115200
  47. /*
  48. * BOOTP options
  49. */
  50. #define CONFIG_BOOTP_BOOTFILESIZE
  51. #define CONFIG_BOOTP_BOOTPATH
  52. #define CONFIG_BOOTP_GATEWAY
  53. #define CONFIG_BOOTP_HOSTNAME
  54. /*
  55. * Command line configuration.
  56. */
  57. #include <config_cmd_default.h>
  58. #define CONFIG_CMD_ELF
  59. #define CONFIG_CMD_PCI
  60. #define CONFIG_PCI
  61. #define CONFIG_IXP_PCI
  62. #define CONFIG_NET_MULTI
  63. #define CONFIG_EEPRO100
  64. #define CONFIG_BOOTDELAY 3
  65. /*#define CONFIG_ETHADDR 08:00:3e:26:0a:5b*/
  66. #define CONFIG_NETMASK 255.255.255.0
  67. #define CONFIG_IPADDR 192.168.0.21
  68. #define CONFIG_SERVERIP 192.168.0.148
  69. #define CONFIG_BOOTCOMMAND "bootm 50040000"
  70. #define CONFIG_BOOTARGS "root=/dev/mtdblock2 rootfstype=cramfs console=ttyS0,115200"
  71. #define CONFIG_CMDLINE_TAG
  72. #if defined(CONFIG_CMD_KGDB)
  73. #define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
  74. #define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
  75. #endif
  76. /*
  77. * Miscellaneous configurable options
  78. */
  79. #define CONFIG_SYS_LONGHELP /* undef to save memory */
  80. #define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
  81. #define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
  82. #define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
  83. #define CONFIG_SYS_MAXARGS 16 /* max number of command args */
  84. #define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
  85. #define CONFIG_SYS_MEMTEST_START 0x00400000 /* memtest works on */
  86. #define CONFIG_SYS_MEMTEST_END 0x00800000 /* 4 ... 8 MB in DRAM */
  87. #undef CONFIG_SYS_CLKS_IN_HZ /* everything, incl board info, in Hz */
  88. #define CONFIG_SYS_LOAD_ADDR 0x00010000 /* default load address */
  89. #define CONFIG_SYS_HZ 3333333 /* spec says 66.666 MHz, but it appears to be 33 */
  90. /* valid baudrates */
  91. #define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
  92. /*
  93. * Stack sizes
  94. *
  95. * The stack sizes are set up in start.S using the settings below
  96. */
  97. #define CONFIG_STACKSIZE (128*1024) /* regular stack */
  98. #ifdef CONFIG_USE_IRQ
  99. #define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
  100. #define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
  101. #endif
  102. /***************************************************************
  103. * Platform/Board specific defines start here.
  104. ***************************************************************/
  105. /*
  106. * Hardware drivers
  107. */
  108. /*
  109. * select serial console configuration
  110. */
  111. #define CONFIG_IXP_SERIAL
  112. #define CONFIG_SYS_IXP425_CONSOLE IXP425_UART1 /* we use UART1 for console */
  113. /*
  114. * Physical Memory Map
  115. */
  116. #define CONFIG_NR_DRAM_BANKS 1 /* we have 2 banks of DRAM */
  117. #define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
  118. #define PHYS_SDRAM_1_SIZE 0x01000000 /* 16 MB */
  119. #define PHYS_FLASH_1 0x50000000 /* Flash Bank #1 */
  120. #define PHYS_FLASH_SIZE 0x00800000 /* 8 MB */
  121. #define PHYS_FLASH_BANK_SIZE 0x00800000 /* 8 MB Banks */
  122. #define PHYS_FLASH_SECT_SIZE 0x00020000 /* 128 KB sectors (x1) */
  123. #define CONFIG_SYS_DRAM_BASE 0x00000000
  124. #define CONFIG_SYS_DRAM_SIZE 0x01000000
  125. #define CONFIG_SYS_FLASH_BASE PHYS_FLASH_1
  126. #define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_FLASH_BASE
  127. #define CONFIG_SYS_MONITOR_LEN (256 << 10) /* Reserve 256 kB for Monitor */
  128. /*
  129. * Expansion bus settings
  130. */
  131. #define CONFIG_SYS_EXP_CS0 0xbcd23c42
  132. /*
  133. * SDRAM settings
  134. */
  135. #define CONFIG_SYS_SDR_CONFIG 0xd
  136. #define CONFIG_SYS_SDR_MODE_CONFIG 0x1
  137. #define CONFIG_SYS_SDRAM_REFRESH_CNT 0x81a
  138. /*
  139. * GPIO settings
  140. */
  141. /*
  142. * FLASH and environment organization
  143. */
  144. /*
  145. * FLASH and environment organization
  146. */
  147. #define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
  148. #define CONFIG_SYS_MAX_FLASH_SECT 128 /* max number of sectors on one chip */
  149. #define CONFIG_SYS_FLASH_CFI /* The flash is CFI compatible */
  150. #define CONFIG_FLASH_CFI_DRIVER /* Use common CFI driver */
  151. #define CONFIG_ENV_IS_IN_FLASH 1
  152. #define CONFIG_SYS_FLASH_BANKS_LIST { PHYS_FLASH_1 }
  153. #define CONFIG_SYS_FLASH_CFI_WIDTH FLASH_CFI_16BIT /* no byte writes on IXP4xx */
  154. #define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
  155. #define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
  156. #define CONFIG_SYS_FLASH_EMPTY_INFO /* print 'E' for empty sector on flinfo */
  157. #define CONFIG_ENV_SECT_SIZE 0x20000 /* size of one complete sector */
  158. #define CONFIG_ENV_ADDR (PHYS_FLASH_1 + 0x20000)
  159. #define CONFIG_ENV_SIZE 0x2000 /* Total Size of Environment Sector */
  160. #endif /* __CONFIG_H */