| .. |
|
Makefile
|
58e5e9aff1
FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.
|
17 years ago |
|
common_timing_params.h
|
58e5e9aff1
FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.
|
17 years ago |
|
ctrl_regs.c
|
22cca7e1cd
fsl-ddr: make the self refresh idle threshold configurable
|
16 years ago |
|
ddr.h
|
dfb49108e4
Pass dimm parameters to populate populate controller options
|
17 years ago |
|
ddr1_dimm_params.c
|
05c05a2363
FSL DDR: Add DDR1 DIMM paramter support
|
17 years ago |
|
ddr2_dimm_params.c
|
233fdd502a
FSL DDR: Add DDR2 DIMM paramter support
|
17 years ago |
|
lc_common_dimm_params.c
|
58e5e9aff1
FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.
|
17 years ago |
|
main.c
|
7008d26a40
fsl ddr skip interleaving if not supported.
|
16 years ago |
|
options.c
|
b4983e16d1
fsl-ddr: use the 1T timing as default configuration
|
16 years ago |
|
util.c
|
58e5e9aff1
FSL DDR: Rewrite the FSL mpc8xxx DDR controller setup code.
|
17 years ago |
Dave Liu
b4983e16d1
fsl-ddr: use the 1T timing as default configuration