panda.c 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233
  1. /*
  2. * (C) Copyright 2010
  3. * Texas Instruments Incorporated, <www.ti.com>
  4. * Steve Sakoman <steve@sakoman.com>
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #include <common.h>
  25. #include <asm/arch/sys_proto.h>
  26. #include <asm/arch/mmc_host_def.h>
  27. #include <asm/arch/clocks.h>
  28. #include <asm/arch/gpio.h>
  29. #include <asm/gpio.h>
  30. #include "panda_mux_data.h"
  31. #ifdef CONFIG_USB_EHCI
  32. #include <usb.h>
  33. #include <asm/arch/ehci.h>
  34. #include <asm/ehci-omap.h>
  35. #endif
  36. #define PANDA_ULPI_PHY_TYPE_GPIO 182
  37. DECLARE_GLOBAL_DATA_PTR;
  38. const struct omap_sysinfo sysinfo = {
  39. "Board: OMAP4 Panda\n"
  40. };
  41. struct omap4_scrm_regs *const scrm = (struct omap4_scrm_regs *)0x4a30a000;
  42. /**
  43. * @brief board_init
  44. *
  45. * @return 0
  46. */
  47. int board_init(void)
  48. {
  49. gpmc_init();
  50. gd->bd->bi_arch_number = MACH_TYPE_OMAP4_PANDA;
  51. gd->bd->bi_boot_params = (0x80000000 + 0x100); /* boot param addr */
  52. return 0;
  53. }
  54. int board_eth_init(bd_t *bis)
  55. {
  56. return 0;
  57. }
  58. /**
  59. * @brief misc_init_r - Configure Panda board specific configurations
  60. * such as power configurations, ethernet initialization as phase2 of
  61. * boot sequence
  62. *
  63. * @return 0
  64. */
  65. int misc_init_r(void)
  66. {
  67. int phy_type;
  68. u32 auxclk, altclksrc;
  69. /* EHCI is not supported on ES1.0 */
  70. if (omap_revision() == OMAP4430_ES1_0)
  71. return 0;
  72. #ifdef CONFIG_ENV_VARS_UBOOT_RUNTIME_CONFIG
  73. if (omap_revision() >= OMAP4460_ES1_0 ||
  74. omap_revision() <= OMAP4460_ES1_1)
  75. setenv("board_name", strcat(CONFIG_SYS_BOARD, "-es"));
  76. #endif
  77. gpio_direction_input(PANDA_ULPI_PHY_TYPE_GPIO);
  78. phy_type = gpio_get_value(PANDA_ULPI_PHY_TYPE_GPIO);
  79. if (phy_type == 1) {
  80. /* ULPI PHY supplied by auxclk3 derived from sys_clk */
  81. debug("ULPI PHY supplied by auxclk3\n");
  82. auxclk = readl(&scrm->auxclk3);
  83. /* Select sys_clk */
  84. auxclk &= ~AUXCLK_SRCSELECT_MASK;
  85. auxclk |= AUXCLK_SRCSELECT_SYS_CLK << AUXCLK_SRCSELECT_SHIFT;
  86. /* Set the divisor to 2 */
  87. auxclk &= ~AUXCLK_CLKDIV_MASK;
  88. auxclk |= AUXCLK_CLKDIV_2 << AUXCLK_CLKDIV_SHIFT;
  89. /* Request auxilary clock #3 */
  90. auxclk |= AUXCLK_ENABLE_MASK;
  91. writel(auxclk, &scrm->auxclk3);
  92. } else {
  93. /* ULPI PHY supplied by auxclk1 derived from PER dpll */
  94. debug("ULPI PHY supplied by auxclk1\n");
  95. auxclk = readl(&scrm->auxclk1);
  96. /* Select per DPLL */
  97. auxclk &= ~AUXCLK_SRCSELECT_MASK;
  98. auxclk |= AUXCLK_SRCSELECT_PER_DPLL << AUXCLK_SRCSELECT_SHIFT;
  99. /* Set the divisor to 16 */
  100. auxclk &= ~AUXCLK_CLKDIV_MASK;
  101. auxclk |= AUXCLK_CLKDIV_16 << AUXCLK_CLKDIV_SHIFT;
  102. /* Request auxilary clock #3 */
  103. auxclk |= AUXCLK_ENABLE_MASK;
  104. writel(auxclk, &scrm->auxclk1);
  105. }
  106. altclksrc = readl(&scrm->altclksrc);
  107. /* Activate alternate system clock supplier */
  108. altclksrc &= ~ALTCLKSRC_MODE_MASK;
  109. altclksrc |= ALTCLKSRC_MODE_ACTIVE;
  110. /* enable clocks */
  111. altclksrc |= ALTCLKSRC_ENABLE_INT_MASK | ALTCLKSRC_ENABLE_EXT_MASK;
  112. writel(altclksrc, &scrm->altclksrc);
  113. return 0;
  114. }
  115. void set_muxconf_regs_essential(void)
  116. {
  117. do_set_mux((*ctrl)->control_padconf_core_base,
  118. core_padconf_array_essential,
  119. sizeof(core_padconf_array_essential) /
  120. sizeof(struct pad_conf_entry));
  121. do_set_mux((*ctrl)->control_padconf_wkup_base,
  122. wkup_padconf_array_essential,
  123. sizeof(wkup_padconf_array_essential) /
  124. sizeof(struct pad_conf_entry));
  125. if (omap_revision() >= OMAP4460_ES1_0)
  126. do_set_mux((*ctrl)->control_padconf_wkup_base,
  127. wkup_padconf_array_essential_4460,
  128. sizeof(wkup_padconf_array_essential_4460) /
  129. sizeof(struct pad_conf_entry));
  130. }
  131. void set_muxconf_regs_non_essential(void)
  132. {
  133. do_set_mux((*ctrl)->control_padconf_core_base,
  134. core_padconf_array_non_essential,
  135. sizeof(core_padconf_array_non_essential) /
  136. sizeof(struct pad_conf_entry));
  137. if (omap_revision() < OMAP4460_ES1_0)
  138. do_set_mux((*ctrl)->control_padconf_core_base,
  139. core_padconf_array_non_essential_4430,
  140. sizeof(core_padconf_array_non_essential_4430) /
  141. sizeof(struct pad_conf_entry));
  142. else
  143. do_set_mux((*ctrl)->control_padconf_core_base,
  144. core_padconf_array_non_essential_4460,
  145. sizeof(core_padconf_array_non_essential_4460) /
  146. sizeof(struct pad_conf_entry));
  147. do_set_mux((*ctrl)->control_padconf_wkup_base,
  148. wkup_padconf_array_non_essential,
  149. sizeof(wkup_padconf_array_non_essential) /
  150. sizeof(struct pad_conf_entry));
  151. if (omap_revision() < OMAP4460_ES1_0)
  152. do_set_mux((*ctrl)->control_padconf_wkup_base,
  153. wkup_padconf_array_non_essential_4430,
  154. sizeof(wkup_padconf_array_non_essential_4430) /
  155. sizeof(struct pad_conf_entry));
  156. }
  157. #if !defined(CONFIG_SPL_BUILD) && defined(CONFIG_GENERIC_MMC)
  158. int board_mmc_init(bd_t *bis)
  159. {
  160. return omap_mmc_init(0, 0, 0, -1, -1);
  161. }
  162. #endif
  163. #ifdef CONFIG_USB_EHCI
  164. static struct omap_usbhs_board_data usbhs_bdata = {
  165. .port_mode[0] = OMAP_EHCI_PORT_MODE_PHY,
  166. .port_mode[1] = OMAP_USBHS_PORT_MODE_UNUSED,
  167. .port_mode[2] = OMAP_USBHS_PORT_MODE_UNUSED,
  168. };
  169. int ehci_hcd_init(int index, struct ehci_hccr **hccr, struct ehci_hcor **hcor)
  170. {
  171. int ret;
  172. unsigned int utmi_clk;
  173. /* Now we can enable our port clocks */
  174. utmi_clk = readl((void *)CM_L3INIT_HSUSBHOST_CLKCTRL);
  175. utmi_clk |= HSUSBHOST_CLKCTRL_CLKSEL_UTMI_P1_MASK;
  176. sr32((void *)CM_L3INIT_HSUSBHOST_CLKCTRL, 0, 32, utmi_clk);
  177. ret = omap_ehci_hcd_init(&usbhs_bdata, hccr, hcor);
  178. if (ret < 0)
  179. return ret;
  180. return 0;
  181. }
  182. int ehci_hcd_stop(int index)
  183. {
  184. return omap_ehci_hcd_stop();
  185. }
  186. #endif
  187. /*
  188. * get_board_rev() - get board revision
  189. */
  190. u32 get_board_rev(void)
  191. {
  192. return 0x20;
  193. }