cpu.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. /*
  2. *
  3. * (C) Copyright 2000-2003
  4. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  5. *
  6. * Copyright (C) 2004-2007 Freescale Semiconductor, Inc.
  7. * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
  8. *
  9. * See file CREDITS for list of people who contributed to this
  10. * project.
  11. *
  12. * This program is free software; you can redistribute it and/or
  13. * modify it under the terms of the GNU General Public License as
  14. * published by the Free Software Foundation; either version 2 of
  15. * the License, or (at your option) any later version.
  16. *
  17. * This program is distributed in the hope that it will be useful,
  18. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  19. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  20. * GNU General Public License for more details.
  21. *
  22. * You should have received a copy of the GNU General Public License
  23. * along with this program; if not, write to the Free Software
  24. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  25. * MA 02111-1307 USA
  26. */
  27. #include <common.h>
  28. #include <watchdog.h>
  29. #include <command.h>
  30. #include <asm/immap.h>
  31. DECLARE_GLOBAL_DATA_PTR;
  32. int do_reset(cmd_tbl_t * cmdtp, bd_t * bd, int flag, int argc, char *argv[])
  33. {
  34. volatile ccm_t *ccm = (ccm_t *) MMAP_CCM;
  35. ccm->rcr = CCM_RCR_SOFTRST;
  36. /* we don't return! */
  37. return 0;
  38. };
  39. int checkcpu(void)
  40. {
  41. volatile ccm_t *ccm = (ccm_t *) MMAP_CCM;
  42. u16 msk;
  43. u16 id = 0;
  44. u8 ver;
  45. puts("CPU: ");
  46. msk = (ccm->cir >> 6);
  47. ver = (ccm->cir & 0x003f);
  48. switch (msk) {
  49. case 0x31:
  50. id = 5235;
  51. break;
  52. }
  53. if (id) {
  54. printf("Freescale MCF%d (Mask:%01x Version:%x)\n", id, msk,
  55. ver);
  56. printf(" CPU CLK %d Mhz BUS CLK %d Mhz\n",
  57. (int)(gd->cpu_clk / 1000000),
  58. (int)(gd->bus_clk / 1000000));
  59. }
  60. return 0;
  61. };
  62. #if defined(CONFIG_WATCHDOG)
  63. /* Called by macro WATCHDOG_RESET */
  64. void watchdog_reset(void)
  65. {
  66. volatile wdog_t *wdp = (wdog_t *) (MMAP_WDOG);
  67. wdp->sr = 0x5555; /* Count register */
  68. asm("nop");
  69. wdp->sr = 0xAAAA; /* Count register */
  70. }
  71. int watchdog_disable(void)
  72. {
  73. volatile wdog_t *wdp = (wdog_t *) (MMAP_WDOG);
  74. /* UserManual, once the wdog is disabled, wdog cannot be re-enabled */
  75. wdp->cr |= WTM_WCR_HALTED; /* halted watchdog timer */
  76. puts("WATCHDOG:disabled\n");
  77. return (0);
  78. }
  79. int watchdog_init(void)
  80. {
  81. volatile wdog_t *wdp = (wdog_t *) (MMAP_WDOG);
  82. u32 wdog_module = 0;
  83. /* set timeout and enable watchdog */
  84. wdog_module = ((CFG_CLK / CFG_HZ) * CONFIG_WATCHDOG_TIMEOUT);
  85. wdog_module |= (wdog_module / 8192);
  86. wdp->mr = wdog_module;
  87. wdp->cr = WTM_WCR_EN;
  88. puts("WATCHDOG:enabled\n");
  89. return (0);
  90. }
  91. #endif /* CONFIG_WATCHDOG */