omap3_mmc.c 14 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570
  1. /*
  2. * (C) Copyright 2008
  3. * Texas Instruments, <www.ti.com>
  4. * Syed Mohammed Khasim <khasim@ti.com>
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation's version 2 of
  12. * the License.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #include <config.h>
  25. #include <common.h>
  26. #include <fat.h>
  27. #include <mmc.h>
  28. #include <part.h>
  29. #include <i2c.h>
  30. #include <twl4030.h>
  31. #include <asm/io.h>
  32. #include "omap3_mmc.h"
  33. static const unsigned short mmc_transspeed_val[15][4] = {
  34. {CLKD(10, 1), CLKD(10, 10), CLKD(10, 100), CLKD(10, 1000)},
  35. {CLKD(12, 1), CLKD(12, 10), CLKD(12, 100), CLKD(12, 1000)},
  36. {CLKD(13, 1), CLKD(13, 10), CLKD(13, 100), CLKD(13, 1000)},
  37. {CLKD(15, 1), CLKD(15, 10), CLKD(15, 100), CLKD(15, 1000)},
  38. {CLKD(20, 1), CLKD(20, 10), CLKD(20, 100), CLKD(20, 1000)},
  39. {CLKD(26, 1), CLKD(26, 10), CLKD(26, 100), CLKD(26, 1000)},
  40. {CLKD(30, 1), CLKD(30, 10), CLKD(30, 100), CLKD(30, 1000)},
  41. {CLKD(35, 1), CLKD(35, 10), CLKD(35, 100), CLKD(35, 1000)},
  42. {CLKD(40, 1), CLKD(40, 10), CLKD(40, 100), CLKD(40, 1000)},
  43. {CLKD(45, 1), CLKD(45, 10), CLKD(45, 100), CLKD(45, 1000)},
  44. {CLKD(52, 1), CLKD(52, 10), CLKD(52, 100), CLKD(52, 1000)},
  45. {CLKD(55, 1), CLKD(55, 10), CLKD(55, 100), CLKD(55, 1000)},
  46. {CLKD(60, 1), CLKD(60, 10), CLKD(60, 100), CLKD(60, 1000)},
  47. {CLKD(70, 1), CLKD(70, 10), CLKD(70, 100), CLKD(70, 1000)},
  48. {CLKD(80, 1), CLKD(80, 10), CLKD(80, 100), CLKD(80, 1000)}
  49. };
  50. static mmc_card_data cur_card_data;
  51. static block_dev_desc_t mmc_blk_dev;
  52. static hsmmc_t *mmc_base = (hsmmc_t *)OMAP_HSMMC1_BASE;
  53. int mmc_set_dev(int dev_num)
  54. {
  55. switch (dev_num) {
  56. case 1:
  57. mmc_base = (hsmmc_t *)OMAP_HSMMC1_BASE;
  58. break;
  59. case 2:
  60. mmc_base = (hsmmc_t *)OMAP_HSMMC2_BASE;
  61. break;
  62. case 3:
  63. mmc_base = (hsmmc_t *)OMAP_HSMMC3_BASE;
  64. break;
  65. default:
  66. mmc_base = (hsmmc_t *)OMAP_HSMMC1_BASE;
  67. return 1;
  68. }
  69. return 0;
  70. }
  71. block_dev_desc_t *mmc_get_dev(int dev)
  72. {
  73. return (block_dev_desc_t *) &mmc_blk_dev;
  74. }
  75. static unsigned char mmc_board_init(void)
  76. {
  77. #if defined(CONFIG_TWL4030_POWER)
  78. twl4030_power_mmc_init();
  79. #endif
  80. #if defined(CONFIG_OMAP34XX)
  81. t2_t *t2_base = (t2_t *)T2_BASE;
  82. struct prcm *prcm_base = (struct prcm *)PRCM_BASE;
  83. writel(readl(&t2_base->pbias_lite) | PBIASLITEPWRDNZ1 |
  84. PBIASSPEEDCTRL0 | PBIASLITEPWRDNZ0,
  85. &t2_base->pbias_lite);
  86. writel(readl(&t2_base->devconf0) | MMCSDIO1ADPCLKISEL,
  87. &t2_base->devconf0);
  88. writel(readl(&t2_base->devconf1) | MMCSDIO2ADPCLKISEL,
  89. &t2_base->devconf1);
  90. writel(readl(&prcm_base->fclken1_core) |
  91. EN_MMC1 | EN_MMC2 | EN_MMC3,
  92. &prcm_base->fclken1_core);
  93. writel(readl(&prcm_base->iclken1_core) |
  94. EN_MMC1 | EN_MMC2 | EN_MMC3,
  95. &prcm_base->iclken1_core);
  96. #endif
  97. /* TODO add appropriate OMAP4 init */
  98. return 1;
  99. }
  100. static void mmc_init_stream(void)
  101. {
  102. writel(readl(&mmc_base->con) | INIT_INITSTREAM, &mmc_base->con);
  103. writel(MMC_CMD0, &mmc_base->cmd);
  104. while (!(readl(&mmc_base->stat) & CC_MASK));
  105. writel(CC_MASK, &mmc_base->stat);
  106. writel(MMC_CMD0, &mmc_base->cmd);
  107. while (!(readl(&mmc_base->stat) & CC_MASK));
  108. writel(readl(&mmc_base->con) & ~INIT_INITSTREAM, &mmc_base->con);
  109. }
  110. static unsigned char mmc_clock_config(unsigned int iclk, unsigned short clk_div)
  111. {
  112. unsigned int val;
  113. mmc_reg_out(&mmc_base->sysctl, (ICE_MASK | DTO_MASK | CEN_MASK),
  114. (ICE_STOP | DTO_15THDTO | CEN_DISABLE));
  115. switch (iclk) {
  116. case CLK_INITSEQ:
  117. val = MMC_INIT_SEQ_CLK / 2;
  118. break;
  119. case CLK_400KHZ:
  120. val = MMC_400kHz_CLK;
  121. break;
  122. case CLK_MISC:
  123. val = clk_div;
  124. break;
  125. default:
  126. return 0;
  127. }
  128. mmc_reg_out(&mmc_base->sysctl, ICE_MASK | CLKD_MASK,
  129. (val << CLKD_OFFSET) | ICE_OSCILLATE);
  130. while ((readl(&mmc_base->sysctl) & ICS_MASK) == ICS_NOTREADY);
  131. writel(readl(&mmc_base->sysctl) | CEN_ENABLE, &mmc_base->sysctl);
  132. return 1;
  133. }
  134. static unsigned char mmc_init_setup(void)
  135. {
  136. unsigned int reg_val;
  137. mmc_board_init();
  138. writel(readl(&mmc_base->sysconfig) | MMC_SOFTRESET,
  139. &mmc_base->sysconfig);
  140. while ((readl(&mmc_base->sysstatus) & RESETDONE) == 0);
  141. writel(readl(&mmc_base->sysctl) | SOFTRESETALL, &mmc_base->sysctl);
  142. while ((readl(&mmc_base->sysctl) & SOFTRESETALL) != 0x0);
  143. writel(DTW_1_BITMODE | SDBP_PWROFF | SDVS_3V0, &mmc_base->hctl);
  144. writel(readl(&mmc_base->capa) | VS30_3V0SUP | VS18_1V8SUP,
  145. &mmc_base->capa);
  146. reg_val = readl(&mmc_base->con) & RESERVED_MASK;
  147. writel(CTPL_MMC_SD | reg_val | WPP_ACTIVEHIGH | CDP_ACTIVEHIGH |
  148. MIT_CTO | DW8_1_4BITMODE | MODE_FUNC | STR_BLOCK |
  149. HR_NOHOSTRESP | INIT_NOINIT | NOOPENDRAIN, &mmc_base->con);
  150. mmc_clock_config(CLK_INITSEQ, 0);
  151. writel(readl(&mmc_base->hctl) | SDBP_PWRON, &mmc_base->hctl);
  152. writel(IE_BADA | IE_CERR | IE_DEB | IE_DCRC | IE_DTO | IE_CIE |
  153. IE_CEB | IE_CCRC | IE_CTO | IE_BRR | IE_BWR | IE_TC | IE_CC,
  154. &mmc_base->ie);
  155. mmc_init_stream();
  156. return 1;
  157. }
  158. static unsigned char mmc_send_cmd(unsigned int cmd, unsigned int arg,
  159. unsigned int *response)
  160. {
  161. unsigned int mmc_stat;
  162. while ((readl(&mmc_base->pstate) & DATI_MASK) == DATI_CMDDIS);
  163. writel(BLEN_512BYTESLEN | NBLK_STPCNT, &mmc_base->blk);
  164. writel(0xFFFFFFFF, &mmc_base->stat);
  165. writel(arg, &mmc_base->arg);
  166. writel(cmd | CMD_TYPE_NORMAL | CICE_NOCHECK | CCCE_NOCHECK |
  167. MSBS_SGLEBLK | ACEN_DISABLE | BCE_DISABLE | DE_DISABLE,
  168. &mmc_base->cmd);
  169. while (1) {
  170. do {
  171. mmc_stat = readl(&mmc_base->stat);
  172. } while (mmc_stat == 0);
  173. if ((mmc_stat & ERRI_MASK) != 0)
  174. return (unsigned char) mmc_stat;
  175. if (mmc_stat & CC_MASK) {
  176. writel(CC_MASK, &mmc_base->stat);
  177. response[0] = readl(&mmc_base->rsp10);
  178. if ((cmd & RSP_TYPE_MASK) == RSP_TYPE_LGHT136) {
  179. response[1] = readl(&mmc_base->rsp32);
  180. response[2] = readl(&mmc_base->rsp54);
  181. response[3] = readl(&mmc_base->rsp76);
  182. }
  183. break;
  184. }
  185. }
  186. return 1;
  187. }
  188. static unsigned char mmc_read_data(unsigned int *output_buf)
  189. {
  190. unsigned int mmc_stat;
  191. unsigned int read_count = 0;
  192. /*
  193. * Start Polled Read
  194. */
  195. while (1) {
  196. do {
  197. mmc_stat = readl(&mmc_base->stat);
  198. } while (mmc_stat == 0);
  199. if ((mmc_stat & ERRI_MASK) != 0)
  200. return (unsigned char) mmc_stat;
  201. if (mmc_stat & BRR_MASK) {
  202. unsigned int k;
  203. writel(readl(&mmc_base->stat) | BRR_MASK,
  204. &mmc_base->stat);
  205. for (k = 0; k < MMCSD_SECTOR_SIZE / 4; k++) {
  206. *output_buf = readl(&mmc_base->data);
  207. output_buf++;
  208. read_count += 4;
  209. }
  210. }
  211. if (mmc_stat & BWR_MASK)
  212. writel(readl(&mmc_base->stat) | BWR_MASK,
  213. &mmc_base->stat);
  214. if (mmc_stat & TC_MASK) {
  215. writel(readl(&mmc_base->stat) | TC_MASK,
  216. &mmc_base->stat);
  217. break;
  218. }
  219. }
  220. return 1;
  221. }
  222. static unsigned char mmc_detect_card(mmc_card_data *mmc_card_cur)
  223. {
  224. unsigned char err;
  225. unsigned int argument = 0;
  226. unsigned int ocr_value, ocr_recvd, ret_cmd41, hcs_val;
  227. unsigned short retry_cnt = 2000;
  228. mmc_resp_t mmc_resp;
  229. /* Set to Initialization Clock */
  230. err = mmc_clock_config(CLK_400KHZ, 0);
  231. if (err != 1)
  232. return err;
  233. mmc_card_cur->RCA = MMC_RELATIVE_CARD_ADDRESS;
  234. argument = 0x00000000;
  235. ocr_value = (0x1FF << 15);
  236. err = mmc_send_cmd(MMC_CMD0, argument, mmc_resp.resp);
  237. if (err != 1)
  238. return err;
  239. argument = SD_CMD8_CHECK_PATTERN | SD_CMD8_2_7_3_6_V_RANGE;
  240. err = mmc_send_cmd(MMC_SDCMD8, argument, mmc_resp.resp);
  241. hcs_val = (err == 1) ?
  242. MMC_OCR_REG_HOST_CAPACITY_SUPPORT_SECTOR :
  243. MMC_OCR_REG_HOST_CAPACITY_SUPPORT_BYTE;
  244. argument = 0x0000 << 16;
  245. err = mmc_send_cmd(MMC_CMD55, argument, mmc_resp.resp);
  246. if (err == 1) {
  247. mmc_card_cur->card_type = SD_CARD;
  248. ocr_value |= hcs_val;
  249. ret_cmd41 = MMC_ACMD41;
  250. } else {
  251. mmc_card_cur->card_type = MMC_CARD;
  252. ocr_value |= MMC_OCR_REG_ACCESS_MODE_SECTOR;
  253. ret_cmd41 = MMC_CMD1;
  254. writel(readl(&mmc_base->con) & ~OD, &mmc_base->con);
  255. writel(readl(&mmc_base->con) | OPENDRAIN, &mmc_base->con);
  256. }
  257. argument = ocr_value;
  258. err = mmc_send_cmd(ret_cmd41, argument, mmc_resp.resp);
  259. if (err != 1)
  260. return err;
  261. ocr_recvd = mmc_resp.r3.ocr;
  262. while (!(ocr_recvd & (0x1 << 31)) && (retry_cnt > 0)) {
  263. retry_cnt--;
  264. if (mmc_card_cur->card_type == SD_CARD) {
  265. argument = 0x0000 << 16;
  266. err = mmc_send_cmd(MMC_CMD55, argument, mmc_resp.resp);
  267. }
  268. argument = ocr_value;
  269. err = mmc_send_cmd(ret_cmd41, argument, mmc_resp.resp);
  270. if (err != 1)
  271. return err;
  272. ocr_recvd = mmc_resp.r3.ocr;
  273. }
  274. if (!(ocr_recvd & (0x1 << 31)))
  275. return 0;
  276. if (mmc_card_cur->card_type == MMC_CARD) {
  277. if ((ocr_recvd & MMC_OCR_REG_ACCESS_MODE_MASK) ==
  278. MMC_OCR_REG_ACCESS_MODE_SECTOR) {
  279. mmc_card_cur->mode = SECTOR_MODE;
  280. } else {
  281. mmc_card_cur->mode = BYTE_MODE;
  282. }
  283. ocr_recvd &= ~MMC_OCR_REG_ACCESS_MODE_MASK;
  284. } else {
  285. if ((ocr_recvd & MMC_OCR_REG_HOST_CAPACITY_SUPPORT_MASK)
  286. == MMC_OCR_REG_HOST_CAPACITY_SUPPORT_SECTOR) {
  287. mmc_card_cur->mode = SECTOR_MODE;
  288. } else {
  289. mmc_card_cur->mode = BYTE_MODE;
  290. }
  291. ocr_recvd &= ~MMC_OCR_REG_HOST_CAPACITY_SUPPORT_MASK;
  292. }
  293. ocr_recvd &= ~(0x1 << 31);
  294. if (!(ocr_recvd & ocr_value))
  295. return 0;
  296. err = mmc_send_cmd(MMC_CMD2, argument, mmc_resp.resp);
  297. if (err != 1)
  298. return err;
  299. if (mmc_card_cur->card_type == MMC_CARD) {
  300. argument = mmc_card_cur->RCA << 16;
  301. err = mmc_send_cmd(MMC_CMD3, argument, mmc_resp.resp);
  302. if (err != 1)
  303. return err;
  304. } else {
  305. argument = 0x00000000;
  306. err = mmc_send_cmd(MMC_SDCMD3, argument, mmc_resp.resp);
  307. if (err != 1)
  308. return err;
  309. mmc_card_cur->RCA = mmc_resp.r6.newpublishedrca;
  310. }
  311. writel(readl(&mmc_base->con) & ~OD, &mmc_base->con);
  312. writel(readl(&mmc_base->con) | NOOPENDRAIN, &mmc_base->con);
  313. return 1;
  314. }
  315. static unsigned char mmc_read_cardsize(mmc_card_data *mmc_dev_data,
  316. mmc_csd_reg_t *cur_csd)
  317. {
  318. mmc_extended_csd_reg_t ext_csd;
  319. unsigned int size, count, blk_len, blk_no, card_size, argument;
  320. unsigned char err;
  321. unsigned int resp[4];
  322. if (mmc_dev_data->mode == SECTOR_MODE) {
  323. if (mmc_dev_data->card_type == SD_CARD) {
  324. card_size =
  325. (((mmc_sd2_csd_reg_t *) cur_csd)->
  326. c_size_lsb & MMC_SD2_CSD_C_SIZE_LSB_MASK) |
  327. ((((mmc_sd2_csd_reg_t *) cur_csd)->
  328. c_size_msb & MMC_SD2_CSD_C_SIZE_MSB_MASK)
  329. << MMC_SD2_CSD_C_SIZE_MSB_OFFSET);
  330. mmc_dev_data->size = card_size * 1024;
  331. if (mmc_dev_data->size == 0)
  332. return 0;
  333. } else {
  334. argument = 0x00000000;
  335. err = mmc_send_cmd(MMC_CMD8, argument, resp);
  336. if (err != 1)
  337. return err;
  338. err = mmc_read_data((unsigned int *) &ext_csd);
  339. if (err != 1)
  340. return err;
  341. mmc_dev_data->size = ext_csd.sectorcount;
  342. if (mmc_dev_data->size == 0)
  343. mmc_dev_data->size = 8388608;
  344. }
  345. } else {
  346. if (cur_csd->c_size_mult >= 8)
  347. return 0;
  348. if (cur_csd->read_bl_len >= 12)
  349. return 0;
  350. /* Compute size */
  351. count = 1 << (cur_csd->c_size_mult + 2);
  352. card_size = (cur_csd->c_size_lsb & MMC_CSD_C_SIZE_LSB_MASK) |
  353. ((cur_csd->c_size_msb & MMC_CSD_C_SIZE_MSB_MASK)
  354. << MMC_CSD_C_SIZE_MSB_OFFSET);
  355. blk_no = (card_size + 1) * count;
  356. blk_len = 1 << cur_csd->read_bl_len;
  357. size = blk_no * blk_len;
  358. mmc_dev_data->size = size / MMCSD_SECTOR_SIZE;
  359. if (mmc_dev_data->size == 0)
  360. return 0;
  361. }
  362. return 1;
  363. }
  364. static unsigned long mmc_bread(int dev_num, unsigned long blknr,
  365. lbaint_t blkcnt, void *dst)
  366. {
  367. unsigned char err;
  368. unsigned int argument;
  369. unsigned int resp[4];
  370. unsigned int *output_buf = dst;
  371. unsigned int sec_inc_val;
  372. lbaint_t i;
  373. if (blkcnt == 0)
  374. return 0;
  375. if (cur_card_data.mode == SECTOR_MODE) {
  376. argument = blknr;
  377. sec_inc_val = 1;
  378. } else {
  379. argument = blknr * MMCSD_SECTOR_SIZE;
  380. sec_inc_val = MMCSD_SECTOR_SIZE;
  381. }
  382. for (i = 0; i < blkcnt; i++) {
  383. err = mmc_send_cmd(MMC_CMD17, argument, resp);
  384. if (err != 1) {
  385. printf("mmc: CMD17 failed, status = %08x\n", err);
  386. break;
  387. }
  388. err = mmc_read_data(output_buf);
  389. if (err != 1) {
  390. printf("mmc: read failed, status = %08x\n", err);
  391. break;
  392. }
  393. output_buf += (MMCSD_SECTOR_SIZE / 4);
  394. argument += sec_inc_val;
  395. }
  396. return i;
  397. }
  398. static unsigned char configure_mmc(mmc_card_data *mmc_card_cur)
  399. {
  400. unsigned char ret_val;
  401. unsigned int argument;
  402. unsigned int trans_clk, trans_fact, trans_unit, retries = 2;
  403. unsigned char trans_speed;
  404. mmc_resp_t mmc_resp;
  405. ret_val = mmc_init_setup();
  406. if (ret_val != 1)
  407. return ret_val;
  408. do {
  409. ret_val = mmc_detect_card(mmc_card_cur);
  410. retries--;
  411. } while ((retries > 0) && (ret_val != 1));
  412. argument = mmc_card_cur->RCA << 16;
  413. ret_val = mmc_send_cmd(MMC_CMD9, argument, mmc_resp.resp);
  414. if (ret_val != 1)
  415. return ret_val;
  416. if (mmc_card_cur->card_type == MMC_CARD)
  417. mmc_card_cur->version = mmc_resp.Card_CSD.spec_vers;
  418. trans_speed = mmc_resp.Card_CSD.tran_speed;
  419. ret_val = mmc_send_cmd(MMC_CMD4, MMC_DSR_DEFAULT << 16, mmc_resp.resp);
  420. if (ret_val != 1)
  421. return ret_val;
  422. trans_unit = trans_speed & MMC_CSD_TRAN_SPEED_UNIT_MASK;
  423. trans_fact = trans_speed & MMC_CSD_TRAN_SPEED_FACTOR_MASK;
  424. if (trans_unit > MMC_CSD_TRAN_SPEED_UNIT_100MHZ)
  425. return 0;
  426. if ((trans_fact < MMC_CSD_TRAN_SPEED_FACTOR_1_0) ||
  427. (trans_fact > MMC_CSD_TRAN_SPEED_FACTOR_8_0))
  428. return 0;
  429. trans_unit >>= 0;
  430. trans_fact >>= 3;
  431. trans_clk = mmc_transspeed_val[trans_fact - 1][trans_unit] * 2;
  432. ret_val = mmc_clock_config(CLK_MISC, trans_clk);
  433. if (ret_val != 1)
  434. return ret_val;
  435. argument = mmc_card_cur->RCA << 16;
  436. ret_val = mmc_send_cmd(MMC_CMD7_SELECT, argument, mmc_resp.resp);
  437. if (ret_val != 1)
  438. return ret_val;
  439. /* Configure the block length to 512 bytes */
  440. argument = MMCSD_SECTOR_SIZE;
  441. ret_val = mmc_send_cmd(MMC_CMD16, argument, mmc_resp.resp);
  442. if (ret_val != 1)
  443. return ret_val;
  444. /* get the card size in sectors */
  445. ret_val = mmc_read_cardsize(mmc_card_cur, &mmc_resp.Card_CSD);
  446. if (ret_val != 1)
  447. return ret_val;
  448. return 1;
  449. }
  450. int mmc_legacy_init(int dev)
  451. {
  452. if (mmc_set_dev(dev) != 0)
  453. return 1;
  454. if (configure_mmc(&cur_card_data) != 1)
  455. return 1;
  456. mmc_blk_dev.if_type = IF_TYPE_MMC;
  457. mmc_blk_dev.part_type = PART_TYPE_DOS;
  458. mmc_blk_dev.dev = 0;
  459. mmc_blk_dev.lun = 0;
  460. mmc_blk_dev.type = 0;
  461. /* FIXME fill in the correct size (is set to 32MByte) */
  462. mmc_blk_dev.blksz = MMCSD_SECTOR_SIZE;
  463. mmc_blk_dev.lba = 0x10000;
  464. mmc_blk_dev.removable = 0;
  465. mmc_blk_dev.block_read = mmc_bread;
  466. fat_register_device(&mmc_blk_dev, 1);
  467. return 0;
  468. }