ds1337.c 5.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211
  1. /*
  2. * (C) Copyright 2001-2008
  3. * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
  4. * Keith Outwater, keith_outwater@mvis.com`
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. /*
  25. * Date & Time support (no alarms) for Dallas Semiconductor (now Maxim)
  26. * DS1337 Real Time Clock (RTC).
  27. */
  28. #include <common.h>
  29. #include <command.h>
  30. #include <rtc.h>
  31. #include <i2c.h>
  32. #if defined(CONFIG_CMD_DATE)
  33. /*
  34. * RTC register addresses
  35. */
  36. #if defined CONFIG_RTC_DS1337
  37. #define RTC_SEC_REG_ADDR 0x0
  38. #define RTC_MIN_REG_ADDR 0x1
  39. #define RTC_HR_REG_ADDR 0x2
  40. #define RTC_DAY_REG_ADDR 0x3
  41. #define RTC_DATE_REG_ADDR 0x4
  42. #define RTC_MON_REG_ADDR 0x5
  43. #define RTC_YR_REG_ADDR 0x6
  44. #define RTC_CTL_REG_ADDR 0x0e
  45. #define RTC_STAT_REG_ADDR 0x0f
  46. #define RTC_TC_REG_ADDR 0x10
  47. #elif defined CONFIG_RTC_DS1388
  48. #define RTC_SEC_REG_ADDR 0x1
  49. #define RTC_MIN_REG_ADDR 0x2
  50. #define RTC_HR_REG_ADDR 0x3
  51. #define RTC_DAY_REG_ADDR 0x4
  52. #define RTC_DATE_REG_ADDR 0x5
  53. #define RTC_MON_REG_ADDR 0x6
  54. #define RTC_YR_REG_ADDR 0x7
  55. #define RTC_CTL_REG_ADDR 0x0c
  56. #define RTC_STAT_REG_ADDR 0x0b
  57. #define RTC_TC_REG_ADDR 0x0a
  58. #endif
  59. /*
  60. * RTC control register bits
  61. */
  62. #define RTC_CTL_BIT_A1IE 0x1 /* Alarm 1 interrupt enable */
  63. #define RTC_CTL_BIT_A2IE 0x2 /* Alarm 2 interrupt enable */
  64. #define RTC_CTL_BIT_INTCN 0x4 /* Interrupt control */
  65. #define RTC_CTL_BIT_RS1 0x8 /* Rate select 1 */
  66. #define RTC_CTL_BIT_RS2 0x10 /* Rate select 2 */
  67. #define RTC_CTL_BIT_DOSC 0x80 /* Disable Oscillator */
  68. /*
  69. * RTC status register bits
  70. */
  71. #define RTC_STAT_BIT_A1F 0x1 /* Alarm 1 flag */
  72. #define RTC_STAT_BIT_A2F 0x2 /* Alarm 2 flag */
  73. #define RTC_STAT_BIT_OSF 0x80 /* Oscillator stop flag */
  74. static uchar rtc_read (uchar reg);
  75. static void rtc_write (uchar reg, uchar val);
  76. /*
  77. * Get the current time from the RTC
  78. */
  79. int rtc_get (struct rtc_time *tmp)
  80. {
  81. int rel = 0;
  82. uchar sec, min, hour, mday, wday, mon_cent, year, control, status;
  83. control = rtc_read (RTC_CTL_REG_ADDR);
  84. status = rtc_read (RTC_STAT_REG_ADDR);
  85. sec = rtc_read (RTC_SEC_REG_ADDR);
  86. min = rtc_read (RTC_MIN_REG_ADDR);
  87. hour = rtc_read (RTC_HR_REG_ADDR);
  88. wday = rtc_read (RTC_DAY_REG_ADDR);
  89. mday = rtc_read (RTC_DATE_REG_ADDR);
  90. mon_cent = rtc_read (RTC_MON_REG_ADDR);
  91. year = rtc_read (RTC_YR_REG_ADDR);
  92. /* No century bit, assume year 2000 */
  93. #ifdef CONFIG_RTC_DS1388
  94. mon_cent |= 0x80;
  95. #endif
  96. debug("Get RTC year: %02x mon/cent: %02x mday: %02x wday: %02x "
  97. "hr: %02x min: %02x sec: %02x control: %02x status: %02x\n",
  98. year, mon_cent, mday, wday, hour, min, sec, control, status);
  99. if (status & RTC_STAT_BIT_OSF) {
  100. printf ("### Warning: RTC oscillator has stopped\n");
  101. /* clear the OSF flag */
  102. rtc_write (RTC_STAT_REG_ADDR,
  103. rtc_read (RTC_STAT_REG_ADDR) & ~RTC_STAT_BIT_OSF);
  104. rel = -1;
  105. }
  106. tmp->tm_sec = bcd2bin (sec & 0x7F);
  107. tmp->tm_min = bcd2bin (min & 0x7F);
  108. tmp->tm_hour = bcd2bin (hour & 0x3F);
  109. tmp->tm_mday = bcd2bin (mday & 0x3F);
  110. tmp->tm_mon = bcd2bin (mon_cent & 0x1F);
  111. tmp->tm_year = bcd2bin (year) + ((mon_cent & 0x80) ? 2000 : 1900);
  112. tmp->tm_wday = bcd2bin ((wday - 1) & 0x07);
  113. tmp->tm_yday = 0;
  114. tmp->tm_isdst= 0;
  115. debug("Get DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
  116. tmp->tm_year, tmp->tm_mon, tmp->tm_mday, tmp->tm_wday,
  117. tmp->tm_hour, tmp->tm_min, tmp->tm_sec);
  118. return rel;
  119. }
  120. /*
  121. * Set the RTC
  122. */
  123. int rtc_set (struct rtc_time *tmp)
  124. {
  125. uchar century;
  126. debug("Set DATE: %4d-%02d-%02d (wday=%d) TIME: %2d:%02d:%02d\n",
  127. tmp->tm_year, tmp->tm_mon, tmp->tm_mday, tmp->tm_wday,
  128. tmp->tm_hour, tmp->tm_min, tmp->tm_sec);
  129. rtc_write (RTC_YR_REG_ADDR, bin2bcd (tmp->tm_year % 100));
  130. century = (tmp->tm_year >= 2000) ? 0x80 : 0;
  131. rtc_write (RTC_MON_REG_ADDR, bin2bcd (tmp->tm_mon) | century);
  132. rtc_write (RTC_DAY_REG_ADDR, bin2bcd (tmp->tm_wday + 1));
  133. rtc_write (RTC_DATE_REG_ADDR, bin2bcd (tmp->tm_mday));
  134. rtc_write (RTC_HR_REG_ADDR, bin2bcd (tmp->tm_hour));
  135. rtc_write (RTC_MIN_REG_ADDR, bin2bcd (tmp->tm_min));
  136. rtc_write (RTC_SEC_REG_ADDR, bin2bcd (tmp->tm_sec));
  137. return 0;
  138. }
  139. /*
  140. * Reset the RTC. We also enable the oscillator output on the
  141. * SQW/INTB* pin and program it for 32,768 Hz output. Note that
  142. * according to the datasheet, turning on the square wave output
  143. * increases the current drain on the backup battery from about
  144. * 600 nA to 2uA. Define CONFIG_SYS_RTC_DS1337_NOOSC if you wish to turn
  145. * off the OSC output.
  146. */
  147. #ifdef CONFIG_SYS_RTC_DS1337_NOOSC
  148. #define RTC_DS1337_RESET_VAL \
  149. (RTC_CTL_BIT_INTCN | RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS2)
  150. #else
  151. #define RTC_DS1337_RESET_VAL (RTC_CTL_BIT_RS1 | RTC_CTL_BIT_RS2)
  152. #endif
  153. void rtc_reset (void)
  154. {
  155. #ifdef CONFIG_SYS_RTC_DS1337
  156. rtc_write (RTC_CTL_REG_ADDR, RTC_DS1337_RESET_VAL);
  157. #elif defined CONFIG_SYS_RTC_DS1388
  158. rtc_write(RTC_CTL_REG_ADDR, 0x0); /* hw default */
  159. #endif
  160. #ifdef CONFIG_SYS_DS1339_TCR_VAL
  161. rtc_write (RTC_TC_REG_ADDR, CONFIG_SYS_DS1339_TCR_VAL);
  162. #endif
  163. #ifdef CONFIG_SYS_DS1388_TCR_VAL
  164. rtc_write(RTC_TC_REG_ADDR, CONFIG_SYS_DS1388_TCR_VAL);
  165. #endif
  166. }
  167. /*
  168. * Helper functions
  169. */
  170. static
  171. uchar rtc_read (uchar reg)
  172. {
  173. return (i2c_reg_read (CONFIG_SYS_I2C_RTC_ADDR, reg));
  174. }
  175. static void rtc_write (uchar reg, uchar val)
  176. {
  177. i2c_reg_write (CONFIG_SYS_I2C_RTC_ADDR, reg, val);
  178. }
  179. #endif