iomux-vf610.h 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159
  1. /*
  2. * Copyright 2013 Freescale Semiconductor, Inc.
  3. *
  4. * This program is free software; you can redistribute it and/or
  5. * modify it under the terms of the GNU General Public License as
  6. * published by the Free Software Foundation; either version 2 of
  7. * the License, or (at your option) any later version.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. *
  14. * You should have received a copy of the GNU General Public License
  15. * along with this program; if not, write to the Free Software
  16. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  17. * MA 02111-1307 USA
  18. */
  19. #ifndef __IOMUX_VF610_H__
  20. #define __IOMUX_VF610_H__
  21. #include <asm/imx-common/iomux-v3.h>
  22. /* Pad control groupings */
  23. #define VF610_UART_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_DSE_25ohm | \
  24. PAD_CTL_OBE_IBE_ENABLE)
  25. #define VF610_SDHC_PAD_CTRL (PAD_CTL_PUS_100K_UP | PAD_CTL_DSE_20ohm | \
  26. PAD_CTL_OBE_IBE_ENABLE)
  27. #define VF610_ENET_PAD_CTRL (PAD_CTL_PUS_47K_UP | PAD_CTL_DSE_50ohm | \
  28. PAD_CTL_OBE_IBE_ENABLE)
  29. #define VF610_DDR_PAD_CTRL PAD_CTL_DSE_25ohm
  30. #define VF610_DDR_PAD_CTRL_1 (PAD_CTL_DSE_25ohm | \
  31. PAD_CTL_INPUT_DIFFERENTIAL)
  32. #define VF610_USB_PAD_CTRL (PAD_CTL_PUS_100K_UP | \
  33. PAD_CTL_DSE_50ohm | PAD_CTL_OBE_IBE_ENABLE)
  34. #define VF610_QSPI_PAD_CTRL (PAD_CTL_SPEED_HIGH | PAD_CTL_DSE_150ohm | \
  35. PAD_CTL_PUS_22K_UP | PAD_CTL_OBE_IBE_ENABLE)
  36. #define VF610_NFC_PAD_CTRL (PAD_CTL_SPEED_HIGH | \
  37. PAD_CTL_DSE_50ohm | PAD_CTL_OBE_IBE_ENABLE)
  38. enum {
  39. VF610_PAD_PTA6__RMII0_CLKIN = IOMUX_PAD(0x0000, 0x0000, 2, __NA_, 0, VF610_ENET_PAD_CTRL),
  40. VF610_PAD_PTB4__UART1_TX = IOMUX_PAD(0x0068, 0x0068, 2, 0x0380, 0, VF610_UART_PAD_CTRL),
  41. VF610_PAD_PTB5__UART1_RX = IOMUX_PAD(0x006c, 0x006c, 2, 0x037c, 0, VF610_UART_PAD_CTRL),
  42. VF610_PAD_PTB6__UART2_TX = IOMUX_PAD(0x0070, 0x0070, 7, __NA_, 0, VF610_UART_PAD_CTRL),
  43. VF610_PAD_PTB7__UART2_RX = IOMUX_PAD(0x0074, 0x0074, 7, __NA_, 0, VF610_UART_PAD_CTRL),
  44. VF610_PAD_PTC1__RMII0_MDIO = IOMUX_PAD(0x00b8, 0x00b8, 1, __NA_, 0, VF610_ENET_PAD_CTRL),
  45. VF610_PAD_PTC0__RMII0_MDC = IOMUX_PAD(0x00b4, 0x00b4, 1, __NA_, 0, VF610_ENET_PAD_CTRL),
  46. VF610_PAD_PTC2__RMII0_CRS_DV = IOMUX_PAD(0x00bc, 0x00bc, 1, __NA_, 0, VF610_ENET_PAD_CTRL),
  47. VF610_PAD_PTC3__RMII0_RD1 = IOMUX_PAD(0x00c0, 0x00c0, 1, __NA_, 0, VF610_ENET_PAD_CTRL),
  48. VF610_PAD_PTC4__RMII0_RD0 = IOMUX_PAD(0x00c4, 0x00c4, 1, __NA_, 0, VF610_ENET_PAD_CTRL),
  49. VF610_PAD_PTC5__RMII0_RXER = IOMUX_PAD(0x00c8, 0x00c8, 1, __NA_, 0, VF610_ENET_PAD_CTRL),
  50. VF610_PAD_PTC6__RMII0_TD1 = IOMUX_PAD(0x00cc, 0x00cc, 1, __NA_, 0, VF610_ENET_PAD_CTRL),
  51. VF610_PAD_PTC7__RMII0_TD0 = IOMUX_PAD(0x00D0, 0x00D0, 1, __NA_, 0, VF610_ENET_PAD_CTRL),
  52. VF610_PAD_PTC8__RMII0_TXEN = IOMUX_PAD(0x00D4, 0x00D4, 1, __NA_, 0, VF610_ENET_PAD_CTRL),
  53. VF610_PAD_PTA24__ESDHC1_CLK = IOMUX_PAD(0x0038, 0x0038, 5, __NA_, 0, VF610_SDHC_PAD_CTRL),
  54. VF610_PAD_PTA25__ESDHC1_CMD = IOMUX_PAD(0x003c, 0x003c, 5, __NA_, 0, VF610_SDHC_PAD_CTRL),
  55. VF610_PAD_PTA26__ESDHC1_DAT0 = IOMUX_PAD(0x0040, 0x0040, 5, __NA_, 0, VF610_SDHC_PAD_CTRL),
  56. VF610_PAD_PTA27__ESDHC1_DAT1 = IOMUX_PAD(0x0044, 0x0044, 5, __NA_, 0, VF610_SDHC_PAD_CTRL),
  57. VF610_PAD_PTA28__ESDHC1_DAT2 = IOMUX_PAD(0x0048, 0x0048, 5, __NA_, 0, VF610_SDHC_PAD_CTRL),
  58. VF610_PAD_PTA29__ESDHC1_DAT3 = IOMUX_PAD(0x004c, 0x004c, 5, __NA_, 0, VF610_SDHC_PAD_CTRL),
  59. VF610_PAD_DDR_RESET = IOMUX_PAD(0x021c, 0x021c, 0, __NA_, 0, 0x1A0),
  60. VF610_PAD_DDR_A15__DDR_A_15 = IOMUX_PAD(0x0220, 0x0220, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  61. VF610_PAD_DDR_A14__DDR_A_14 = IOMUX_PAD(0x0224, 0x0224, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  62. VF610_PAD_DDR_A13__DDR_A_13 = IOMUX_PAD(0x0228, 0x0228, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  63. VF610_PAD_DDR_A12__DDR_A_12 = IOMUX_PAD(0x022c, 0x022c, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  64. VF610_PAD_DDR_A11__DDR_A_11 = IOMUX_PAD(0x0230, 0x0230, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  65. VF610_PAD_DDR_A10__DDR_A_10 = IOMUX_PAD(0x0234, 0x0234, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  66. VF610_PAD_DDR_A9__DDR_A_9 = IOMUX_PAD(0x0238, 0x0238, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  67. VF610_PAD_DDR_A8__DDR_A_8 = IOMUX_PAD(0x023c, 0x023c, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  68. VF610_PAD_DDR_A7__DDR_A_7 = IOMUX_PAD(0x0240, 0x0240, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  69. VF610_PAD_DDR_A6__DDR_A_6 = IOMUX_PAD(0x0244, 0x0244, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  70. VF610_PAD_DDR_A5__DDR_A_5 = IOMUX_PAD(0x0248, 0x0248, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  71. VF610_PAD_DDR_A4__DDR_A_4 = IOMUX_PAD(0x024c, 0x024c, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  72. VF610_PAD_DDR_A3__DDR_A_3 = IOMUX_PAD(0x0250, 0x0250, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  73. VF610_PAD_DDR_A2__DDR_A_2 = IOMUX_PAD(0x0254, 0x0254, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  74. VF610_PAD_DDR_A1__DDR_A_1 = IOMUX_PAD(0x0258, 0x0258, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  75. VF610_PAD_DDR_A0__DDR_A_0 = IOMUX_PAD(0x025c, 0x025c, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  76. VF610_PAD_DDR_BA2__DDR_BA_2 = IOMUX_PAD(0x0260, 0x0260, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  77. VF610_PAD_DDR_BA1__DDR_BA_1 = IOMUX_PAD(0x0264, 0x0264, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  78. VF610_PAD_DDR_BA0__DDR_BA_0 = IOMUX_PAD(0x0268, 0x0268, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  79. VF610_PAD_DDR_CAS__DDR_CAS_B = IOMUX_PAD(0x026c, 0x026c, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  80. VF610_PAD_DDR_CKE__DDR_CKE_0 = IOMUX_PAD(0x0270, 0x0270, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  81. VF610_PAD_DDR_CLK__DDR_CLK_0 = IOMUX_PAD(0x0274, 0x0274, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  82. VF610_PAD_DDR_CS__DDR_CS_B_0 = IOMUX_PAD(0x0278, 0x0278, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  83. VF610_PAD_DDR_D15__DDR_D_15 = IOMUX_PAD(0x027c, 0x027c, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  84. VF610_PAD_DDR_D14__DDR_D_14 = IOMUX_PAD(0x0280, 0x0280, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  85. VF610_PAD_DDR_D13__DDR_D_13 = IOMUX_PAD(0x0284, 0x0284, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  86. VF610_PAD_DDR_D12__DDR_D_12 = IOMUX_PAD(0x0288, 0x0288, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  87. VF610_PAD_DDR_D11__DDR_D_11 = IOMUX_PAD(0x028c, 0x028c, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  88. VF610_PAD_DDR_D10__DDR_D_10 = IOMUX_PAD(0x0290, 0x0290, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  89. VF610_PAD_DDR_D9__DDR_D_9 = IOMUX_PAD(0x0294, 0x0294, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  90. VF610_PAD_DDR_D8__DDR_D_8 = IOMUX_PAD(0x0298, 0x0298, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  91. VF610_PAD_DDR_D7__DDR_D_7 = IOMUX_PAD(0x029c, 0x029c, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  92. VF610_PAD_DDR_D6__DDR_D_6 = IOMUX_PAD(0x02a0, 0x02a0, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  93. VF610_PAD_DDR_D5__DDR_D_5 = IOMUX_PAD(0x02a4, 0x02a4, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  94. VF610_PAD_DDR_D4__DDR_D_4 = IOMUX_PAD(0x02a8, 0x02a8, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  95. VF610_PAD_DDR_D3__DDR_D_3 = IOMUX_PAD(0x02ac, 0x02ac, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  96. VF610_PAD_DDR_D2__DDR_D_2 = IOMUX_PAD(0x02b0, 0x02b0, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  97. VF610_PAD_DDR_D1__DDR_D_1 = IOMUX_PAD(0x02b4, 0x02b4, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  98. VF610_PAD_DDR_D0__DDR_D_0 = IOMUX_PAD(0x02b8, 0x02b8, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  99. VF610_PAD_DDR_DQM1__DDR_DQM_1 = IOMUX_PAD(0x02bc, 0x02bc, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  100. VF610_PAD_DDR_DQM0__DDR_DQM_0 = IOMUX_PAD(0x02c0, 0x02c0, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  101. VF610_PAD_DDR_DQS1__DDR_DQS_1 = IOMUX_PAD(0x02c4, 0x02c4, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  102. VF610_PAD_DDR_DQS0__DDR_DQS_0 = IOMUX_PAD(0x02c8, 0x02c8, 0, __NA_, 0, VF610_DDR_PAD_CTRL_1),
  103. VF610_PAD_DDR_RAS__DDR_RAS_B = IOMUX_PAD(0x02cc, 0x02cc, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  104. VF610_PAD_DDR_WE__DDR_WE_B = IOMUX_PAD(0x02d0, 0x02d0, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  105. VF610_PAD_DDR_ODT0__DDR_ODT_0 = IOMUX_PAD(0x02d4, 0x02d4, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  106. VF610_PAD_DDR_ODT1__DDR_ODT_1 = IOMUX_PAD(0x02d8, 0x02d8, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  107. VF610_PAD_DDR_DDRBYTE1__DDRBYTE1 = IOMUX_PAD(0x02dc, 0x02dc, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  108. VF610_PAD_DDR_DDRBYTE0__DDRBYTE0 = IOMUX_PAD(0x02e0, 0x02e0, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  109. VF610_PAD_PTD6__GPIO85 = IOMUX_PAD(0x0154, 0x0154, 0, __NA_, 0, VF610_USB_PAD_CTRL),
  110. VF610_PAD_PTD13__GPIO92 = IOMUX_PAD(0x0170, 0x0170, 0, __NA_, 0, VF610_DDR_PAD_CTRL),
  111. VF610_PAD_PTD0__QSPI0_A_QSCK = IOMUX_PAD(0x013c, 0x013c, 1, __NA_, 0, VF610_QSPI_PAD_CTRL),
  112. VF610_PAD_PTD1__QSPI0_A_CS0 = IOMUX_PAD(0x0140, 0x0140, 1, __NA_, 0, VF610_QSPI_PAD_CTRL),
  113. VF610_PAD_PTD2__QSPI0_A_DATA3 = IOMUX_PAD(0x0144, 0x0144, 1, __NA_, 0, VF610_QSPI_PAD_CTRL),
  114. VF610_PAD_PTD3__QSPI0_A_DATA2 = IOMUX_PAD(0x0148, 0x0148, 1, __NA_, 0, VF610_QSPI_PAD_CTRL),
  115. VF610_PAD_PTD4__QSPI0_A_DATA1 = IOMUX_PAD(0x014c, 0x014c, 1, __NA_, 0, VF610_QSPI_PAD_CTRL),
  116. VF610_PAD_PTD5__QSPI0_A_DATA0 = IOMUX_PAD(0x0150, 0x0150, 1, __NA_, 0, VF610_QSPI_PAD_CTRL),
  117. VF610_PAD_PTD7__QSPI0_B_QSCK = IOMUX_PAD(0x0158, 0x0158, 1, __NA_, 0, VF610_QSPI_PAD_CTRL),
  118. VF610_PAD_PTD8__QSPI0_B_CS0 = IOMUX_PAD(0x015c, 0x015c, 1, __NA_, 0, VF610_QSPI_PAD_CTRL),
  119. VF610_PAD_PTD9__QSPI0_B_DATA3 = IOMUX_PAD(0x0160, 0x0160, 1, __NA_, 0, VF610_QSPI_PAD_CTRL),
  120. VF610_PAD_PTD10__QSPI0_B_DATA2 = IOMUX_PAD(0x0164, 0x0164, 1, __NA_, 0, VF610_QSPI_PAD_CTRL),
  121. VF610_PAD_PTD11__QSPI0_B_DATA1 = IOMUX_PAD(0x0168, 0x0168, 1, __NA_, 0, VF610_QSPI_PAD_CTRL),
  122. VF610_PAD_PTD12__QSPI0_B_DATA0 = IOMUX_PAD(0x016c, 0x016c, 1, __NA_, 0, VF610_QSPI_PAD_CTRL),
  123. VF610_PAD_PTA19__QSCKA = IOMUX_PAD(0x0024, 0x0024, 7, __NA_, 0, VF610_QSPI_PAD_CTRL),
  124. VF610_PAD_PTB0__QCS0A = IOMUX_PAD(0x0058, 0x0058, 7, __NA_, 0, VF610_QSPI_PAD_CTRL),
  125. VF610_PAD_PTB1__QIO3A = IOMUX_PAD(0x005C, 0x005C, 7, __NA_, 0, VF610_QSPI_PAD_CTRL),
  126. VF610_PAD_PTB2__QIO2A = IOMUX_PAD(0x0060, 0x0060, 7, __NA_, 0, VF610_QSPI_PAD_CTRL),
  127. VF610_PAD_PTB3__QIO1A = IOMUX_PAD(0x0064, 0x0064, 7, __NA_, 0, VF610_QSPI_PAD_CTRL),
  128. VF610_PAD_PTB4__QIO0A = IOMUX_PAD(0x0068, 0x0068, 7, __NA_, 0, VF610_QSPI_PAD_CTRL),
  129. VF610_PAD_PTD31__NFIO15 = IOMUX_PAD(0x00fc, 0x00fc, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  130. VF610_PAD_PTD30__NFIO14 = IOMUX_PAD(0x0100, 0x0100, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  131. VF610_PAD_PTD29__NFIO13 = IOMUX_PAD(0x0104, 0x0104, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  132. VF610_PAD_PTD28__NFIO12 = IOMUX_PAD(0x0108, 0x0108, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  133. VF610_PAD_PTD27__NFIO11 = IOMUX_PAD(0x010c, 0x010c, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  134. VF610_PAD_PTD26__NFIO10 = IOMUX_PAD(0x0110, 0x0110, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  135. VF610_PAD_PTD25__NFIO09 = IOMUX_PAD(0x0114, 0x0114, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  136. VF610_PAD_PTD24__NFIO08 = IOMUX_PAD(0x0118, 0x0118, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  137. VF610_PAD_PTD23__NFIO07 = IOMUX_PAD(0x011c, 0x011c, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  138. VF610_PAD_PTD22__NFIO06 = IOMUX_PAD(0x0120, 0x0120, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  139. VF610_PAD_PTD21__NFIO05 = IOMUX_PAD(0x0124, 0x0124, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  140. VF610_PAD_PTD20__NFIO04 = IOMUX_PAD(0x0128, 0x0128, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  141. VF610_PAD_PTD19__NFIO03 = IOMUX_PAD(0x012c, 0x012c, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  142. VF610_PAD_PTD18__NFIO02 = IOMUX_PAD(0x0130, 0x0130, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  143. VF610_PAD_PTD17__NFIO01 = IOMUX_PAD(0x0134, 0x0134, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  144. VF610_PAD_PTD16__NFIO00 = IOMUX_PAD(0x0138, 0x0138, 2, __NA_, 0, VF610_NFC_PAD_CTRL),
  145. VF610_PAD_PTB24__NF_WE_b = IOMUX_PAD(0x0178, 0x0178, 5, __NA_, 0, VF610_NFC_PAD_CTRL),
  146. VF610_PAD_PTB25__NF_CE0_b = IOMUX_PAD(0x017c, 0x017c, 5, __NA_, 0, VF610_NFC_PAD_CTRL),
  147. VF610_PAD_PTB26__NF_CE1_b = IOMUX_PAD(0x0180, 0x0180, 5, __NA_, 0, VF610_NFC_PAD_CTRL),
  148. VF610_PAD_PTB27__NF_RE_b = IOMUX_PAD(0x0184, 0x0184, 6, __NA_, 0, VF610_NFC_PAD_CTRL),
  149. VF610_PAD_PTC26__NF_RB_b = IOMUX_PAD(0x018c, 0x018c, 5, __NA_, 0, VF610_NFC_PAD_CTRL),
  150. VF610_PAD_PTC27__NF_ALE = IOMUX_PAD(0x0190, 0x0190, 6, __NA_, 0, VF610_NFC_PAD_CTRL),
  151. VF610_PAD_PTC28__NF_CLE = IOMUX_PAD(0x0194, 0x0194, 6, __NA_, 0, VF610_NFC_PAD_CTRL),
  152. };
  153. #endif /* __IOMUX_VF610_H__ */