rev.h 2.1 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859
  1. /*
  2. * (C) Copyright 2004
  3. * Texas Instruments, <www.ti.com>
  4. * Richard Woodruff <r-woodruff2@ti.com>
  5. *
  6. * See file CREDITS for list of people who contributed to this
  7. * project.
  8. *
  9. * This program is free software; you can redistribute it and/or
  10. * modify it under the terms of the GNU General Public License as
  11. * published by the Free Software Foundation; either version 2 of
  12. * the License, or (at your option) any later version.
  13. *
  14. * This program is distributed in the hope that it will be useful,
  15. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  16. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  17. * GNU General Public License for more details.
  18. *
  19. * You should have received a copy of the GNU General Public License
  20. * along with this program; if not, write to the Free Software
  21. * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  22. * MA 02111-1307 USA
  23. */
  24. #ifndef _OMAP24XX_REV_H_
  25. #define _OMAP24XX_REV_H_
  26. typedef struct h4_system_data {
  27. /* base board info */
  28. u32 base_b_rev; /* rev from base board i2c */
  29. /* cpu board info */
  30. u32 cpu_b_rev; /* rev from cpu board i2c */
  31. u32 cpu_b_mux; /* mux type on daughter board */
  32. u32 cpu_b_ddr_type; /* mem type */
  33. u32 cpu_b_ddr_speed; /* ddr speed rating */
  34. u32 cpu_b_switches; /* boot ctrl switch settings */
  35. /* cpu info */
  36. u32 cpu_type; /* type of cpu; 2420, 2422, 2430,...*/
  37. u32 cpu_rev; /* rev of given cpu; ES1, ES2,...*/
  38. } h4_sys_data;
  39. #define CDB_DDR_COMBO /* combo part on cpu daughter card */
  40. #define CDB_DDR_IPDB /* 2x16 parts on daughter card */
  41. #define DDR_100 100 /* type found on most mem d-boards */
  42. #define DDR_111 111 /* some combo parts */
  43. #define DDR_133 133 /* most combo, some mem d-boards */
  44. #define DDR_165 165 /* future parts */
  45. #define CPU_2420 0x2420
  46. #define CPU_2422 0x2422
  47. #define CPU_2422_ES1 1
  48. #define CPU_2422_ES2 2
  49. #define CPU_2420_ES1 1
  50. #define CPU_2420_ES2 2
  51. #endif